Revision 5068cbd9

b/target-sparc/translate.c
709 709
    tcg_gen_andi_tl(r_temp, cpu_cc_src, 0x1);
710 710
    tcg_gen_shli_tl(r_temp, r_temp, 31);
711 711
    tcg_gen_shri_tl(cpu_tmp0, cpu_y, 1);
712
    tcg_gen_or_tl(cpu_y, cpu_tmp0, r_temp);
712
    tcg_gen_or_tl(cpu_tmp0, cpu_tmp0, r_temp);
713
    tcg_gen_andi_tl(cpu_y, cpu_tmp0, 0xffffffff);
713 714

  
714 715
    // b1 = N ^ V;
715 716
    gen_mov_reg_N(cpu_tmp0, cpu_psr);
......
3195 3196
                        {
3196 3197
                            switch(rd) {
3197 3198
                            case 0: /* wry */
3198
                                tcg_gen_xor_tl(cpu_y, cpu_src1, cpu_src2);
3199
                                tcg_gen_xor_tl(cpu_tmp0, cpu_src1, cpu_src2);
3200
                                tcg_gen_andi_tl(cpu_y, cpu_tmp0, 0xffffffff);
3199 3201
                                break;
3200 3202
#ifndef TARGET_SPARC64
3201 3203
                            case 0x01 ... 0x0f: /* undefined in the

Also available in: Unified diff