root / target-ppc / cpu.h @ 51789c41
History | View | Annotate | Download (48.9 kB)
1 | 79aceca5 | bellard | /*
|
---|---|---|---|
2 | 3fc6c082 | bellard | * PowerPC emulation cpu definitions for qemu.
|
3 | 79aceca5 | bellard | *
|
4 | 76a66253 | j_mayer | * Copyright (c) 2003-2007 Jocelyn Mayer
|
5 | 79aceca5 | bellard | *
|
6 | 79aceca5 | bellard | * This library is free software; you can redistribute it and/or
|
7 | 79aceca5 | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | 79aceca5 | bellard | * License as published by the Free Software Foundation; either
|
9 | 79aceca5 | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | 79aceca5 | bellard | *
|
11 | 79aceca5 | bellard | * This library is distributed in the hope that it will be useful,
|
12 | 79aceca5 | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 79aceca5 | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 79aceca5 | bellard | * Lesser General Public License for more details.
|
15 | 79aceca5 | bellard | *
|
16 | 79aceca5 | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | 79aceca5 | bellard | * License along with this library; if not, write to the Free Software
|
18 | 79aceca5 | bellard | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 | 79aceca5 | bellard | */
|
20 | 79aceca5 | bellard | #if !defined (__CPU_PPC_H__)
|
21 | 79aceca5 | bellard | #define __CPU_PPC_H__
|
22 | 79aceca5 | bellard | |
23 | 3fc6c082 | bellard | #include "config.h" |
24 | 76a66253 | j_mayer | #include <stdint.h> |
25 | 3fc6c082 | bellard | |
26 | 51789c41 | j_mayer | #if defined(TARGET_PPC64) || (HOST_LONG_BITS >= 64) |
27 | 51789c41 | j_mayer | /* When using 64 bits temporary registers,
|
28 | 51789c41 | j_mayer | * we can use 64 bits GPR with no extra cost
|
29 | 51789c41 | j_mayer | */
|
30 | 51789c41 | j_mayer | #define TARGET_PPCSPE
|
31 | 51789c41 | j_mayer | #endif
|
32 | 51789c41 | j_mayer | |
33 | 76a66253 | j_mayer | #if defined (TARGET_PPC64)
|
34 | 76a66253 | j_mayer | typedef uint64_t ppc_gpr_t;
|
35 | 76a66253 | j_mayer | #define TARGET_LONG_BITS 64 |
36 | 0487d6a8 | j_mayer | #define TARGET_GPR_BITS 64 |
37 | 76a66253 | j_mayer | #define REGX "%016" PRIx64 |
38 | 0487d6a8 | j_mayer | #elif defined(TARGET_PPCSPE)
|
39 | 76a66253 | j_mayer | /* GPR are 64 bits: used by vector extension */
|
40 | 76a66253 | j_mayer | typedef uint64_t ppc_gpr_t;
|
41 | 3cf1e035 | bellard | #define TARGET_LONG_BITS 32 |
42 | 0487d6a8 | j_mayer | #define TARGET_GPR_BITS 64 |
43 | 76a66253 | j_mayer | #define REGX "%08" PRIx32 |
44 | 76a66253 | j_mayer | #else
|
45 | 76a66253 | j_mayer | typedef uint32_t ppc_gpr_t;
|
46 | 76a66253 | j_mayer | #define TARGET_LONG_BITS 32 |
47 | 0487d6a8 | j_mayer | #define TARGET_GPR_BITS 32 |
48 | 76a66253 | j_mayer | #define REGX "%08" PRIx32 |
49 | 76a66253 | j_mayer | #endif
|
50 | 3cf1e035 | bellard | |
51 | 79aceca5 | bellard | #include "cpu-defs.h" |
52 | 79aceca5 | bellard | |
53 | 79aceca5 | bellard | #include <setjmp.h> |
54 | 79aceca5 | bellard | |
55 | 4ecc3190 | bellard | #include "softfloat.h" |
56 | 4ecc3190 | bellard | |
57 | 1fddef4b | bellard | #define TARGET_HAS_ICE 1 |
58 | 1fddef4b | bellard | |
59 | 76a66253 | j_mayer | #if defined (TARGET_PPC64)
|
60 | 76a66253 | j_mayer | #define ELF_MACHINE EM_PPC64
|
61 | 76a66253 | j_mayer | #else
|
62 | 76a66253 | j_mayer | #define ELF_MACHINE EM_PPC
|
63 | 76a66253 | j_mayer | #endif
|
64 | 9042c0e2 | ths | |
65 | fdabc366 | bellard | /* XXX: this should be tunable: PowerPC 601 & 64 bits PowerPC
|
66 | fdabc366 | bellard | * have different cache line sizes
|
67 | fdabc366 | bellard | */
|
68 | fdabc366 | bellard | #define ICACHE_LINE_SIZE 32 |
69 | fdabc366 | bellard | #define DCACHE_LINE_SIZE 32 |
70 | fdabc366 | bellard | |
71 | fdabc366 | bellard | /* XXX: put this in a common place */
|
72 | fdabc366 | bellard | #define likely(x) __builtin_expect(!!(x), 1) |
73 | 76a66253 | j_mayer | #define unlikely(x) __builtin_expect(!!(x), 0) |
74 | fdabc366 | bellard | |
75 | 3fc6c082 | bellard | /*****************************************************************************/
|
76 | 3fc6c082 | bellard | /* PVR definitions for most known PowerPC */
|
77 | 3fc6c082 | bellard | enum {
|
78 | 3fc6c082 | bellard | /* PowerPC 401 cores */
|
79 | 3fc6c082 | bellard | CPU_PPC_401A1 = 0x00210000,
|
80 | 3fc6c082 | bellard | CPU_PPC_401B2 = 0x00220000,
|
81 | 3fc6c082 | bellard | CPU_PPC_401C2 = 0x00230000,
|
82 | 3fc6c082 | bellard | CPU_PPC_401D2 = 0x00240000,
|
83 | 3fc6c082 | bellard | CPU_PPC_401E2 = 0x00250000,
|
84 | 3fc6c082 | bellard | CPU_PPC_401F2 = 0x00260000,
|
85 | 3fc6c082 | bellard | CPU_PPC_401G2 = 0x00270000,
|
86 | 76a66253 | j_mayer | #define CPU_PPC_401 CPU_PPC_401G2
|
87 | 76a66253 | j_mayer | CPU_PPC_IOP480 = 0x40100000, /* 401B2 ? */ |
88 | 76a66253 | j_mayer | CPU_PPC_COBRA = 0x10100000, /* IBM Processor for Network Resources */ |
89 | 3fc6c082 | bellard | /* PowerPC 403 cores */
|
90 | 76a66253 | j_mayer | CPU_PPC_403GA = 0x00200011,
|
91 | 3fc6c082 | bellard | CPU_PPC_403GB = 0x00200100,
|
92 | 3fc6c082 | bellard | CPU_PPC_403GC = 0x00200200,
|
93 | 3fc6c082 | bellard | CPU_PPC_403GCX = 0x00201400,
|
94 | 76a66253 | j_mayer | #define CPU_PPC_403 CPU_PPC_403GCX
|
95 | 3fc6c082 | bellard | /* PowerPC 405 cores */
|
96 | 76a66253 | j_mayer | CPU_PPC_405CR = 0x40110145,
|
97 | 76a66253 | j_mayer | #define CPU_PPC_405GP CPU_PPC_405CR
|
98 | 76a66253 | j_mayer | CPU_PPC_405EP = 0x51210950,
|
99 | 76a66253 | j_mayer | CPU_PPC_405GPR = 0x50910951,
|
100 | 3fc6c082 | bellard | CPU_PPC_405D2 = 0x20010000,
|
101 | 3fc6c082 | bellard | CPU_PPC_405D4 = 0x41810000,
|
102 | 76a66253 | j_mayer | #define CPU_PPC_405 CPU_PPC_405D4
|
103 | 76a66253 | j_mayer | CPU_PPC_NPE405H = 0x414100C0,
|
104 | 76a66253 | j_mayer | CPU_PPC_NPE405H2 = 0x41410140,
|
105 | 76a66253 | j_mayer | CPU_PPC_NPE405L = 0x416100C0,
|
106 | 76a66253 | j_mayer | /* XXX: missing 405LP, LC77700 */
|
107 | 76a66253 | j_mayer | /* IBM STBxxx (PowerPC 401/403/405 core based microcontrollers) */
|
108 | 76a66253 | j_mayer | #if 0
|
109 | 76a66253 | j_mayer | CPU_PPC_STB01000 = xxx,
|
110 | 76a66253 | j_mayer | #endif
|
111 | 3fc6c082 | bellard | #if 0
|
112 | 76a66253 | j_mayer | CPU_PPC_STB01010 = xxx,
|
113 | 76a66253 | j_mayer | #endif
|
114 | 76a66253 | j_mayer | #if 0
|
115 | 76a66253 | j_mayer | CPU_PPC_STB0210 = xxx,
|
116 | 3fc6c082 | bellard | #endif
|
117 | 3fc6c082 | bellard | CPU_PPC_STB03 = 0x40310000,
|
118 | 3fc6c082 | bellard | #if 0
|
119 | 76a66253 | j_mayer | CPU_PPC_STB043 = xxx,
|
120 | 3fc6c082 | bellard | #endif
|
121 | 76a66253 | j_mayer | #if 0
|
122 | 76a66253 | j_mayer | CPU_PPC_STB045 = xxx,
|
123 | 76a66253 | j_mayer | #endif
|
124 | 76a66253 | j_mayer | CPU_PPC_STB25 = 0x51510950,
|
125 | 3fc6c082 | bellard | #if 0
|
126 | 3fc6c082 | bellard | CPU_PPC_STB130 = xxx,
|
127 | 3fc6c082 | bellard | #endif
|
128 | 76a66253 | j_mayer | /* Xilinx cores */
|
129 | 76a66253 | j_mayer | CPU_PPC_X2VP4 = 0x20010820,
|
130 | 76a66253 | j_mayer | #define CPU_PPC_X2VP7 CPU_PPC_X2VP4
|
131 | 76a66253 | j_mayer | CPU_PPC_X2VP20 = 0x20010860,
|
132 | 76a66253 | j_mayer | #define CPU_PPC_X2VP50 CPU_PPC_X2VP20
|
133 | 3fc6c082 | bellard | /* PowerPC 440 cores */
|
134 | 76a66253 | j_mayer | CPU_PPC_440EP = 0x422218D3,
|
135 | 76a66253 | j_mayer | #define CPU_PPC_440GR CPU_PPC_440EP
|
136 | 76a66253 | j_mayer | CPU_PPC_440GP = 0x40120481,
|
137 | 76a66253 | j_mayer | CPU_PPC_440GX = 0x51B21850,
|
138 | 76a66253 | j_mayer | CPU_PPC_440GXc = 0x51B21892,
|
139 | 76a66253 | j_mayer | CPU_PPC_440GXf = 0x51B21894,
|
140 | 76a66253 | j_mayer | CPU_PPC_440SP = 0x53221850,
|
141 | 76a66253 | j_mayer | CPU_PPC_440SP2 = 0x53221891,
|
142 | 76a66253 | j_mayer | CPU_PPC_440SPE = 0x53421890,
|
143 | 76a66253 | j_mayer | /* XXX: missing 440GRX */
|
144 | 76a66253 | j_mayer | /* PowerPC 460 cores - TODO */
|
145 | 76a66253 | j_mayer | /* PowerPC MPC 5xx cores */
|
146 | 76a66253 | j_mayer | CPU_PPC_5xx = 0x00020020,
|
147 | 76a66253 | j_mayer | /* PowerPC MPC 8xx cores (aka PowerQUICC) */
|
148 | 3fc6c082 | bellard | CPU_PPC_8xx = 0x00500000,
|
149 | 76a66253 | j_mayer | /* PowerPC MPC 8xxx cores (aka PowerQUICC-II) */
|
150 | 76a66253 | j_mayer | CPU_PPC_82xx_HIP3 = 0x00810101,
|
151 | 76a66253 | j_mayer | CPU_PPC_82xx_HIP4 = 0x80811014,
|
152 | 76a66253 | j_mayer | CPU_PPC_827x = 0x80822013,
|
153 | 76a66253 | j_mayer | /* eCores */
|
154 | 76a66253 | j_mayer | CPU_PPC_e200 = 0x81120000,
|
155 | 76a66253 | j_mayer | CPU_PPC_e500v110 = 0x80200010,
|
156 | 76a66253 | j_mayer | CPU_PPC_e500v120 = 0x80200020,
|
157 | 76a66253 | j_mayer | CPU_PPC_e500v210 = 0x80210010,
|
158 | 76a66253 | j_mayer | CPU_PPC_e500v220 = 0x80210020,
|
159 | 76a66253 | j_mayer | #define CPU_PPC_e500 CPU_PPC_e500v220
|
160 | 76a66253 | j_mayer | CPU_PPC_e600 = 0x80040010,
|
161 | 3fc6c082 | bellard | /* PowerPC 6xx cores */
|
162 | 76a66253 | j_mayer | CPU_PPC_601 = 0x00010001,
|
163 | 76a66253 | j_mayer | CPU_PPC_602 = 0x00050100,
|
164 | 76a66253 | j_mayer | CPU_PPC_603 = 0x00030100,
|
165 | 76a66253 | j_mayer | CPU_PPC_603E = 0x00060101,
|
166 | 76a66253 | j_mayer | CPU_PPC_603P = 0x00070000,
|
167 | 76a66253 | j_mayer | CPU_PPC_603E7v = 0x00070100,
|
168 | 76a66253 | j_mayer | CPU_PPC_603E7v2 = 0x00070201,
|
169 | 76a66253 | j_mayer | CPU_PPC_603E7 = 0x00070200,
|
170 | 76a66253 | j_mayer | CPU_PPC_603R = 0x00071201,
|
171 | 76a66253 | j_mayer | CPU_PPC_G2 = 0x00810011,
|
172 | 76a66253 | j_mayer | CPU_PPC_G2H4 = 0x80811010,
|
173 | 76a66253 | j_mayer | CPU_PPC_G2gp = 0x80821010,
|
174 | 76a66253 | j_mayer | CPU_PPC_G2ls = 0x90810010,
|
175 | 76a66253 | j_mayer | CPU_PPC_G2LE = 0x80820010,
|
176 | 76a66253 | j_mayer | CPU_PPC_G2LEgp = 0x80822010,
|
177 | 76a66253 | j_mayer | CPU_PPC_G2LEls = 0xA0822010,
|
178 | 3fc6c082 | bellard | CPU_PPC_604 = 0x00040000,
|
179 | 76a66253 | j_mayer | CPU_PPC_604E = 0x00090100, /* Also 2110 & 2120 */ |
180 | 76a66253 | j_mayer | CPU_PPC_604R = 0x000a0101,
|
181 | 3fc6c082 | bellard | /* PowerPC 74x/75x cores (aka G3) */
|
182 | 3fc6c082 | bellard | CPU_PPC_74x = 0x00080000,
|
183 | 76a66253 | j_mayer | CPU_PPC_740E = 0x00080100,
|
184 | 76a66253 | j_mayer | CPU_PPC_750E = 0x00080200,
|
185 | 76a66253 | j_mayer | CPU_PPC_755_10 = 0x00083100,
|
186 | 76a66253 | j_mayer | CPU_PPC_755_11 = 0x00083101,
|
187 | 76a66253 | j_mayer | CPU_PPC_755_20 = 0x00083200,
|
188 | 76a66253 | j_mayer | CPU_PPC_755D = 0x00083202,
|
189 | 76a66253 | j_mayer | CPU_PPC_755E = 0x00083203,
|
190 | 76a66253 | j_mayer | #define CPU_PPC_755 CPU_PPC_755E
|
191 | 3fc6c082 | bellard | CPU_PPC_74xP = 0x10080000,
|
192 | 76a66253 | j_mayer | CPU_PPC_750CXE21 = 0x00082201,
|
193 | 76a66253 | j_mayer | CPU_PPC_750CXE22 = 0x00082212,
|
194 | 76a66253 | j_mayer | CPU_PPC_750CXE23 = 0x00082203,
|
195 | 3fc6c082 | bellard | CPU_PPC_750CXE24 = 0x00082214,
|
196 | 3fc6c082 | bellard | CPU_PPC_750CXE24b = 0x00083214,
|
197 | 3fc6c082 | bellard | CPU_PPC_750CXE31 = 0x00083211,
|
198 | 3fc6c082 | bellard | CPU_PPC_750CXE31b = 0x00083311,
|
199 | 3fc6c082 | bellard | #define CPU_PPC_750CXE CPU_PPC_750CXE31b
|
200 | 76a66253 | j_mayer | CPU_PPC_750CXR = 0x00083410,
|
201 | 76a66253 | j_mayer | CPU_PPC_750FX10 = 0x70000100,
|
202 | 76a66253 | j_mayer | CPU_PPC_750FX20 = 0x70000200,
|
203 | 76a66253 | j_mayer | CPU_PPC_750FX21 = 0x70000201,
|
204 | 76a66253 | j_mayer | CPU_PPC_750FX22 = 0x70000202,
|
205 | 76a66253 | j_mayer | CPU_PPC_750FX23 = 0x70000203,
|
206 | 76a66253 | j_mayer | #define CPU_PPC_750FX CPU_PPC_750FX23
|
207 | 76a66253 | j_mayer | CPU_PPC_750FL = 0x700A0203,
|
208 | 76a66253 | j_mayer | CPU_PPC_750GX10 = 0x70020100,
|
209 | 76a66253 | j_mayer | CPU_PPC_750GX11 = 0x70020101,
|
210 | 76a66253 | j_mayer | CPU_PPC_750GX12 = 0x70020102,
|
211 | 76a66253 | j_mayer | #define CPU_PPC_750GX CPU_PPC_750GX12
|
212 | 76a66253 | j_mayer | CPU_PPC_750GL = 0x70020102,
|
213 | 76a66253 | j_mayer | CPU_PPC_750L30 = 0x00088300,
|
214 | 76a66253 | j_mayer | CPU_PPC_750L32 = 0x00088302,
|
215 | 76a66253 | j_mayer | CPU_PPC_750CL = 0x00087200,
|
216 | 3fc6c082 | bellard | /* PowerPC 74xx cores (aka G4) */
|
217 | 76a66253 | j_mayer | CPU_PPC_7400 = 0x000C0100,
|
218 | 76a66253 | j_mayer | CPU_PPC_7410C = 0x800C1102,
|
219 | 76a66253 | j_mayer | CPU_PPC_7410D = 0x800C1103,
|
220 | 76a66253 | j_mayer | CPU_PPC_7410E = 0x800C1104,
|
221 | 76a66253 | j_mayer | CPU_PPC_7441 = 0x80000210,
|
222 | 76a66253 | j_mayer | CPU_PPC_7445 = 0x80010100,
|
223 | 76a66253 | j_mayer | CPU_PPC_7447 = 0x80020100,
|
224 | 76a66253 | j_mayer | CPU_PPC_7447A = 0x80030101,
|
225 | 76a66253 | j_mayer | CPU_PPC_7448 = 0x80040100,
|
226 | 76a66253 | j_mayer | CPU_PPC_7450 = 0x80000200,
|
227 | 76a66253 | j_mayer | CPU_PPC_7450b = 0x80000201,
|
228 | 3fc6c082 | bellard | CPU_PPC_7451 = 0x80000203,
|
229 | 76a66253 | j_mayer | CPU_PPC_7451G = 0x80000210,
|
230 | 76a66253 | j_mayer | CPU_PPC_7455 = 0x80010201,
|
231 | 76a66253 | j_mayer | CPU_PPC_7455F = 0x80010303,
|
232 | 76a66253 | j_mayer | CPU_PPC_7455G = 0x80010304,
|
233 | 76a66253 | j_mayer | CPU_PPC_7457 = 0x80020101,
|
234 | 76a66253 | j_mayer | CPU_PPC_7457C = 0x80020102,
|
235 | 3fc6c082 | bellard | CPU_PPC_7457A = 0x80030000,
|
236 | 3fc6c082 | bellard | /* 64 bits PowerPC */
|
237 | 3fc6c082 | bellard | CPU_PPC_620 = 0x00140000,
|
238 | 3fc6c082 | bellard | CPU_PPC_630 = 0x00400000,
|
239 | 3fc6c082 | bellard | CPU_PPC_631 = 0x00410000,
|
240 | 3fc6c082 | bellard | CPU_PPC_POWER4 = 0x00350000,
|
241 | 3fc6c082 | bellard | CPU_PPC_POWER4P = 0x00380000,
|
242 | 3fc6c082 | bellard | CPU_PPC_POWER5 = 0x003A0000,
|
243 | 3fc6c082 | bellard | CPU_PPC_POWER5P = 0x003B0000,
|
244 | 3fc6c082 | bellard | CPU_PPC_970 = 0x00390000,
|
245 | 76a66253 | j_mayer | CPU_PPC_970FX10 = 0x00391100,
|
246 | 76a66253 | j_mayer | CPU_PPC_970FX20 = 0x003C0200,
|
247 | 76a66253 | j_mayer | CPU_PPC_970FX21 = 0x003C0201,
|
248 | 76a66253 | j_mayer | CPU_PPC_970FX30 = 0x003C0300,
|
249 | 76a66253 | j_mayer | CPU_PPC_970FX31 = 0x003C0301,
|
250 | 76a66253 | j_mayer | #define CPU_PPC_970FX CPU_PPC_970FX31
|
251 | 76a66253 | j_mayer | CPU_PPC_970MP10 = 0x00440100,
|
252 | 76a66253 | j_mayer | CPU_PPC_970MP11 = 0x00440101,
|
253 | 76a66253 | j_mayer | #define CPU_PPC_970MP CPU_PPC_970MP11
|
254 | 76a66253 | j_mayer | CPU_PPC_CELL10 = 0x00700100,
|
255 | 76a66253 | j_mayer | CPU_PPC_CELL20 = 0x00700400,
|
256 | 76a66253 | j_mayer | CPU_PPC_CELL30 = 0x00700500,
|
257 | 76a66253 | j_mayer | CPU_PPC_CELL31 = 0x00700501,
|
258 | 76a66253 | j_mayer | #define CPU_PPC_CELL32 CPU_PPC_CELL31
|
259 | 76a66253 | j_mayer | #define CPU_PPC_CELL CPU_PPC_CELL32
|
260 | 3fc6c082 | bellard | CPU_PPC_RS64 = 0x00330000,
|
261 | 3fc6c082 | bellard | CPU_PPC_RS64II = 0x00340000,
|
262 | 3fc6c082 | bellard | CPU_PPC_RS64III = 0x00360000,
|
263 | 3fc6c082 | bellard | CPU_PPC_RS64IV = 0x00370000,
|
264 | 3fc6c082 | bellard | /* Original POWER */
|
265 | 3fc6c082 | bellard | /* XXX: should be POWER (RIOS), RSC3308, RSC4608,
|
266 | 3fc6c082 | bellard | * POWER2 (RIOS2) & RSC2 (P2SC) here
|
267 | 3fc6c082 | bellard | */
|
268 | 3fc6c082 | bellard | #if 0
|
269 | 3fc6c082 | bellard | CPU_POWER = xxx,
|
270 | 3fc6c082 | bellard | #endif
|
271 | 3fc6c082 | bellard | #if 0
|
272 | 3fc6c082 | bellard | CPU_POWER2 = xxx,
|
273 | 3fc6c082 | bellard | #endif
|
274 | 3fc6c082 | bellard | }; |
275 | 3fc6c082 | bellard | |
276 | 76a66253 | j_mayer | /* System version register (used on MPC 8xxx) */
|
277 | 3fc6c082 | bellard | enum {
|
278 | 3fc6c082 | bellard | PPC_SVR_8540 = 0x80300000,
|
279 | 76a66253 | j_mayer | PPC_SVR_8541E = 0x807A0010,
|
280 | 76a66253 | j_mayer | PPC_SVR_8543v10 = 0x80320010,
|
281 | 76a66253 | j_mayer | PPC_SVR_8543v11 = 0x80320011,
|
282 | 76a66253 | j_mayer | PPC_SVR_8543v20 = 0x80320020,
|
283 | 76a66253 | j_mayer | PPC_SVR_8543Ev10 = 0x803A0010,
|
284 | 76a66253 | j_mayer | PPC_SVR_8543Ev11 = 0x803A0011,
|
285 | 76a66253 | j_mayer | PPC_SVR_8543Ev20 = 0x803A0020,
|
286 | 76a66253 | j_mayer | PPC_SVR_8545 = 0x80310220,
|
287 | 76a66253 | j_mayer | PPC_SVR_8545E = 0x80390220,
|
288 | 76a66253 | j_mayer | PPC_SVR_8547E = 0x80390120,
|
289 | 76a66253 | j_mayer | PPC_SCR_8548v10 = 0x80310010,
|
290 | 76a66253 | j_mayer | PPC_SCR_8548v11 = 0x80310011,
|
291 | 76a66253 | j_mayer | PPC_SCR_8548v20 = 0x80310020,
|
292 | 76a66253 | j_mayer | PPC_SVR_8548Ev10 = 0x80390010,
|
293 | 76a66253 | j_mayer | PPC_SVR_8548Ev11 = 0x80390011,
|
294 | 76a66253 | j_mayer | PPC_SVR_8548Ev20 = 0x80390020,
|
295 | 76a66253 | j_mayer | PPC_SVR_8555E = 0x80790010,
|
296 | 76a66253 | j_mayer | PPC_SVR_8560v10 = 0x80700010,
|
297 | 76a66253 | j_mayer | PPC_SVR_8560v20 = 0x80700020,
|
298 | 3fc6c082 | bellard | }; |
299 | 3fc6c082 | bellard | |
300 | 3fc6c082 | bellard | /*****************************************************************************/
|
301 | 9a64fbe4 | bellard | /* Instruction types */
|
302 | 9a64fbe4 | bellard | enum {
|
303 | 3fc6c082 | bellard | PPC_NONE = 0x00000000,
|
304 | 3fc6c082 | bellard | /* integer operations instructions */
|
305 | 3fc6c082 | bellard | /* flow control instructions */
|
306 | 3fc6c082 | bellard | /* virtual memory instructions */
|
307 | 3fc6c082 | bellard | /* ld/st with reservation instructions */
|
308 | 3fc6c082 | bellard | /* cache control instructions */
|
309 | 3fc6c082 | bellard | /* spr/msr access instructions */
|
310 | 0487d6a8 | j_mayer | PPC_INSNS_BASE = 0x0000000000000001ULL,
|
311 | 3fc6c082 | bellard | #define PPC_INTEGER PPC_INSNS_BASE
|
312 | 3fc6c082 | bellard | #define PPC_FLOW PPC_INSNS_BASE
|
313 | 3fc6c082 | bellard | #define PPC_MEM PPC_INSNS_BASE
|
314 | 3fc6c082 | bellard | #define PPC_RES PPC_INSNS_BASE
|
315 | 3fc6c082 | bellard | #define PPC_CACHE PPC_INSNS_BASE
|
316 | 3fc6c082 | bellard | #define PPC_MISC PPC_INSNS_BASE
|
317 | 3fc6c082 | bellard | /* floating point operations instructions */
|
318 | 0487d6a8 | j_mayer | PPC_FLOAT = 0x0000000000000002ULL,
|
319 | 3fc6c082 | bellard | /* more floating point operations instructions */
|
320 | 0487d6a8 | j_mayer | PPC_FLOAT_EXT = 0x0000000000000004ULL,
|
321 | 3fc6c082 | bellard | /* external control instructions */
|
322 | 0487d6a8 | j_mayer | PPC_EXTERN = 0x0000000000000008ULL,
|
323 | 3fc6c082 | bellard | /* segment register access instructions */
|
324 | 0487d6a8 | j_mayer | PPC_SEGMENT = 0x0000000000000010ULL,
|
325 | 3fc6c082 | bellard | /* Optional cache control instructions */
|
326 | 0487d6a8 | j_mayer | PPC_CACHE_OPT = 0x0000000000000020ULL,
|
327 | 3fc6c082 | bellard | /* Optional floating point op instructions */
|
328 | 0487d6a8 | j_mayer | PPC_FLOAT_OPT = 0x0000000000000040ULL,
|
329 | 3fc6c082 | bellard | /* Optional memory control instructions */
|
330 | 0487d6a8 | j_mayer | PPC_MEM_TLBIA = 0x0000000000000080ULL,
|
331 | 0487d6a8 | j_mayer | PPC_MEM_TLBIE = 0x0000000000000100ULL,
|
332 | 0487d6a8 | j_mayer | PPC_MEM_TLBSYNC = 0x0000000000000200ULL,
|
333 | 3fc6c082 | bellard | /* eieio & sync */
|
334 | 0487d6a8 | j_mayer | PPC_MEM_SYNC = 0x0000000000000400ULL,
|
335 | 3fc6c082 | bellard | /* PowerPC 6xx TLB management instructions */
|
336 | 0487d6a8 | j_mayer | PPC_6xx_TLB = 0x0000000000000800ULL,
|
337 | 3fc6c082 | bellard | /* Altivec support */
|
338 | 0487d6a8 | j_mayer | PPC_ALTIVEC = 0x0000000000001000ULL,
|
339 | 3fc6c082 | bellard | /* Time base support */
|
340 | 0487d6a8 | j_mayer | PPC_TB = 0x0000000000002000ULL,
|
341 | 3fc6c082 | bellard | /* Embedded PowerPC dedicated instructions */
|
342 | 0487d6a8 | j_mayer | PPC_EMB_COMMON = 0x0000000000004000ULL,
|
343 | 3fc6c082 | bellard | /* PowerPC 40x exception model */
|
344 | 0487d6a8 | j_mayer | PPC_40x_EXCP = 0x0000000000008000ULL,
|
345 | 3fc6c082 | bellard | /* PowerPC 40x specific instructions */
|
346 | 0487d6a8 | j_mayer | PPC_40x_SPEC = 0x0000000000010000ULL,
|
347 | 3fc6c082 | bellard | /* PowerPC 405 Mac instructions */
|
348 | 0487d6a8 | j_mayer | PPC_405_MAC = 0x0000000000020000ULL,
|
349 | 3fc6c082 | bellard | /* PowerPC 440 specific instructions */
|
350 | 0487d6a8 | j_mayer | PPC_440_SPEC = 0x0000000000040000ULL,
|
351 | 3fc6c082 | bellard | /* Specific extensions */
|
352 | 3fc6c082 | bellard | /* Power-to-PowerPC bridge (601) */
|
353 | 0487d6a8 | j_mayer | PPC_POWER_BR = 0x0000000000080000ULL,
|
354 | 3fc6c082 | bellard | /* PowerPC 602 specific */
|
355 | 0487d6a8 | j_mayer | PPC_602_SPEC = 0x0000000000100000ULL,
|
356 | 3fc6c082 | bellard | /* Deprecated instructions */
|
357 | 3fc6c082 | bellard | /* Original POWER instruction set */
|
358 | 0487d6a8 | j_mayer | PPC_POWER = 0x0000000000200000ULL,
|
359 | 3fc6c082 | bellard | /* POWER2 instruction set extension */
|
360 | 0487d6a8 | j_mayer | PPC_POWER2 = 0x0000000000400000ULL,
|
361 | 3fc6c082 | bellard | /* Power RTC support */
|
362 | 0487d6a8 | j_mayer | PPC_POWER_RTC = 0x0000000000800000ULL,
|
363 | 3fc6c082 | bellard | /* 64 bits PowerPC instructions */
|
364 | 3fc6c082 | bellard | /* 64 bits PowerPC instruction set */
|
365 | 0487d6a8 | j_mayer | PPC_64B = 0x0000000001000000ULL,
|
366 | 3fc6c082 | bellard | /* 64 bits hypervisor extensions */
|
367 | 0487d6a8 | j_mayer | PPC_64H = 0x0000000002000000ULL,
|
368 | 3fc6c082 | bellard | /* 64 bits PowerPC "bridge" features */
|
369 | 0487d6a8 | j_mayer | PPC_64_BRIDGE = 0x0000000004000000ULL,
|
370 | 76a66253 | j_mayer | /* BookE (embedded) PowerPC specification */
|
371 | 0487d6a8 | j_mayer | PPC_BOOKE = 0x0000000008000000ULL,
|
372 | 76a66253 | j_mayer | /* eieio */
|
373 | 0487d6a8 | j_mayer | PPC_MEM_EIEIO = 0x0000000010000000ULL,
|
374 | 76a66253 | j_mayer | /* e500 vector instructions */
|
375 | 0487d6a8 | j_mayer | PPC_E500_VECTOR = 0x0000000020000000ULL,
|
376 | 76a66253 | j_mayer | /* PowerPC 4xx dedicated instructions */
|
377 | 0487d6a8 | j_mayer | PPC_4xx_COMMON = 0x0000000040000000ULL,
|
378 | d9bce9d9 | j_mayer | /* PowerPC 2.03 specification extensions */
|
379 | 0487d6a8 | j_mayer | PPC_203 = 0x0000000080000000ULL,
|
380 | 0487d6a8 | j_mayer | /* PowerPC 2.03 SPE extension */
|
381 | 0487d6a8 | j_mayer | PPC_SPE = 0x0000000100000000ULL,
|
382 | 0487d6a8 | j_mayer | /* PowerPC 2.03 SPE floating-point extension */
|
383 | 0487d6a8 | j_mayer | PPC_SPEFPU = 0x0000000200000000ULL,
|
384 | 9a64fbe4 | bellard | }; |
385 | 79aceca5 | bellard | |
386 | 3fc6c082 | bellard | /* CPU run-time flags (MMU and exception model) */
|
387 | 3fc6c082 | bellard | enum {
|
388 | 3fc6c082 | bellard | /* MMU model */
|
389 | 76a66253 | j_mayer | PPC_FLAGS_MMU_MASK = 0x0000000F,
|
390 | 3fc6c082 | bellard | /* Standard 32 bits PowerPC MMU */
|
391 | 3fc6c082 | bellard | PPC_FLAGS_MMU_32B = 0x00000000,
|
392 | 3fc6c082 | bellard | /* Standard 64 bits PowerPC MMU */
|
393 | 3fc6c082 | bellard | PPC_FLAGS_MMU_64B = 0x00000001,
|
394 | 3fc6c082 | bellard | /* PowerPC 601 MMU */
|
395 | 3fc6c082 | bellard | PPC_FLAGS_MMU_601 = 0x00000002,
|
396 | 3fc6c082 | bellard | /* PowerPC 6xx MMU with software TLB */
|
397 | 3fc6c082 | bellard | PPC_FLAGS_MMU_SOFT_6xx = 0x00000003,
|
398 | 3fc6c082 | bellard | /* PowerPC 4xx MMU with software TLB */
|
399 | 3fc6c082 | bellard | PPC_FLAGS_MMU_SOFT_4xx = 0x00000004,
|
400 | 3fc6c082 | bellard | /* PowerPC 403 MMU */
|
401 | 3fc6c082 | bellard | PPC_FLAGS_MMU_403 = 0x00000005,
|
402 | 76a66253 | j_mayer | /* Freescale e500 MMU model */
|
403 | 76a66253 | j_mayer | PPC_FLAGS_MMU_e500 = 0x00000006,
|
404 | d9bce9d9 | j_mayer | /* BookE MMU model */
|
405 | d9bce9d9 | j_mayer | PPC_FLAGS_MMU_BOOKE = 0x00000007,
|
406 | 3fc6c082 | bellard | /* Exception model */
|
407 | 76a66253 | j_mayer | PPC_FLAGS_EXCP_MASK = 0x000000F0,
|
408 | 3fc6c082 | bellard | /* Standard PowerPC exception model */
|
409 | 3fc6c082 | bellard | PPC_FLAGS_EXCP_STD = 0x00000000,
|
410 | 3fc6c082 | bellard | /* PowerPC 40x exception model */
|
411 | 3fc6c082 | bellard | PPC_FLAGS_EXCP_40x = 0x00000010,
|
412 | 3fc6c082 | bellard | /* PowerPC 601 exception model */
|
413 | 3fc6c082 | bellard | PPC_FLAGS_EXCP_601 = 0x00000020,
|
414 | 3fc6c082 | bellard | /* PowerPC 602 exception model */
|
415 | 3fc6c082 | bellard | PPC_FLAGS_EXCP_602 = 0x00000030,
|
416 | 3fc6c082 | bellard | /* PowerPC 603 exception model */
|
417 | 3fc6c082 | bellard | PPC_FLAGS_EXCP_603 = 0x00000040,
|
418 | 3fc6c082 | bellard | /* PowerPC 604 exception model */
|
419 | 3fc6c082 | bellard | PPC_FLAGS_EXCP_604 = 0x00000050,
|
420 | 3fc6c082 | bellard | /* PowerPC 7x0 exception model */
|
421 | 3fc6c082 | bellard | PPC_FLAGS_EXCP_7x0 = 0x00000060,
|
422 | 3fc6c082 | bellard | /* PowerPC 7x5 exception model */
|
423 | 3fc6c082 | bellard | PPC_FLAGS_EXCP_7x5 = 0x00000070,
|
424 | 3fc6c082 | bellard | /* PowerPC 74xx exception model */
|
425 | 3fc6c082 | bellard | PPC_FLAGS_EXCP_74xx = 0x00000080,
|
426 | 3fc6c082 | bellard | /* PowerPC 970 exception model */
|
427 | 3fc6c082 | bellard | PPC_FLAGS_EXCP_970 = 0x00000090,
|
428 | d9bce9d9 | j_mayer | /* BookE exception model */
|
429 | d9bce9d9 | j_mayer | PPC_FLAGS_EXCP_BOOKE = 0x000000A0,
|
430 | 3fc6c082 | bellard | }; |
431 | 3fc6c082 | bellard | |
432 | 3fc6c082 | bellard | #define PPC_MMU(env) (env->flags & PPC_FLAGS_MMU_MASK)
|
433 | 3fc6c082 | bellard | #define PPC_EXCP(env) (env->flags & PPC_FLAGS_EXCP_MASK)
|
434 | 3fc6c082 | bellard | |
435 | 3fc6c082 | bellard | /*****************************************************************************/
|
436 | 3fc6c082 | bellard | /* Supported instruction set definitions */
|
437 | 3fc6c082 | bellard | /* This generates an empty opcode table... */
|
438 | 3fc6c082 | bellard | #define PPC_INSNS_TODO (PPC_NONE)
|
439 | 3fc6c082 | bellard | #define PPC_FLAGS_TODO (0x00000000) |
440 | 3fc6c082 | bellard | |
441 | 3fc6c082 | bellard | /* PowerPC 40x instruction set */
|
442 | 76a66253 | j_mayer | #define PPC_INSNS_EMB (PPC_INSNS_BASE | PPC_MEM_TLBSYNC | PPC_EMB_COMMON)
|
443 | 3fc6c082 | bellard | /* PowerPC 401 */
|
444 | 3fc6c082 | bellard | #define PPC_INSNS_401 (PPC_INSNS_TODO)
|
445 | 3fc6c082 | bellard | #define PPC_FLAGS_401 (PPC_FLAGS_TODO)
|
446 | 3fc6c082 | bellard | /* PowerPC 403 */
|
447 | 76a66253 | j_mayer | #define PPC_INSNS_403 (PPC_INSNS_EMB | PPC_MEM_SYNC | PPC_MEM_EIEIO | \
|
448 | 76a66253 | j_mayer | PPC_MEM_TLBIA | PPC_4xx_COMMON | PPC_40x_EXCP | \ |
449 | 76a66253 | j_mayer | PPC_40x_SPEC) |
450 | 3fc6c082 | bellard | #define PPC_FLAGS_403 (PPC_FLAGS_MMU_403 | PPC_FLAGS_EXCP_40x)
|
451 | 3fc6c082 | bellard | /* PowerPC 405 */
|
452 | 76a66253 | j_mayer | #define PPC_INSNS_405 (PPC_INSNS_EMB | PPC_MEM_SYNC | PPC_MEM_EIEIO | \
|
453 | 76a66253 | j_mayer | PPC_CACHE_OPT | PPC_MEM_TLBIA | PPC_TB | \ |
454 | 76a66253 | j_mayer | PPC_4xx_COMMON | PPC_40x_SPEC | PPC_40x_EXCP | \ |
455 | 3fc6c082 | bellard | PPC_405_MAC) |
456 | 3fc6c082 | bellard | #define PPC_FLAGS_405 (PPC_FLAGS_MMU_SOFT_4xx | PPC_FLAGS_EXCP_40x)
|
457 | 3fc6c082 | bellard | /* PowerPC 440 */
|
458 | 76a66253 | j_mayer | #define PPC_INSNS_440 (PPC_INSNS_EMB | PPC_CACHE_OPT | PPC_BOOKE | \
|
459 | 76a66253 | j_mayer | PPC_4xx_COMMON | PPC_405_MAC | PPC_440_SPEC) |
460 | d9bce9d9 | j_mayer | #define PPC_FLAGS_440 (PPC_FLAGS_MMU_BOOKE | PPC_FLAGS_EXCP_BOOKE)
|
461 | 76a66253 | j_mayer | /* Generic BookE PowerPC */
|
462 | 76a66253 | j_mayer | #define PPC_INSNS_BOOKE (PPC_INSNS_EMB | PPC_BOOKE | PPC_MEM_EIEIO | \
|
463 | 76a66253 | j_mayer | PPC_FLOAT | PPC_FLOAT_OPT | PPC_CACHE_OPT) |
464 | d9bce9d9 | j_mayer | #define PPC_FLAGS_BOOKE (PPC_FLAGS_MMU_BOOKE | PPC_FLAGS_EXCP_BOOKE)
|
465 | 76a66253 | j_mayer | /* e500 core */
|
466 | 76a66253 | j_mayer | #define PPC_INSNS_E500 (PPC_INSNS_EMB | PPC_BOOKE | PPC_MEM_EIEIO | \
|
467 | 76a66253 | j_mayer | PPC_CACHE_OPT | PPC_E500_VECTOR) |
468 | 76a66253 | j_mayer | #define PPC_FLAGS_E500 (PPC_FLAGS_MMU_SOFT_4xx | PPC_FLAGS_EXCP_40x)
|
469 | 3fc6c082 | bellard | /* Non-embedded PowerPC */
|
470 | 3fc6c082 | bellard | #define PPC_INSNS_COMMON (PPC_INSNS_BASE | PPC_FLOAT | PPC_MEM_SYNC | \
|
471 | 76a66253 | j_mayer | PPC_MEM_EIEIO | PPC_SEGMENT | PPC_MEM_TLBIE) |
472 | 3fc6c082 | bellard | /* PowerPC 601 */
|
473 | 3fc6c082 | bellard | #define PPC_INSNS_601 (PPC_INSNS_COMMON | PPC_EXTERN | PPC_POWER_BR)
|
474 | 3fc6c082 | bellard | #define PPC_FLAGS_601 (PPC_FLAGS_MMU_601 | PPC_FLAGS_EXCP_601)
|
475 | 3fc6c082 | bellard | /* PowerPC 602 */
|
476 | 3fc6c082 | bellard | #define PPC_INSNS_602 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_6xx_TLB | \
|
477 | 76a66253 | j_mayer | PPC_MEM_TLBSYNC | PPC_TB | PPC_602_SPEC) |
478 | 3fc6c082 | bellard | #define PPC_FLAGS_602 (PPC_FLAGS_MMU_SOFT_6xx | PPC_FLAGS_EXCP_602)
|
479 | 3fc6c082 | bellard | /* PowerPC 603 */
|
480 | 3fc6c082 | bellard | #define PPC_INSNS_603 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_6xx_TLB | \
|
481 | 3fc6c082 | bellard | PPC_MEM_TLBSYNC | PPC_EXTERN | PPC_TB) |
482 | 3fc6c082 | bellard | #define PPC_FLAGS_603 (PPC_FLAGS_MMU_SOFT_6xx | PPC_FLAGS_EXCP_603)
|
483 | 3fc6c082 | bellard | /* PowerPC G2 */
|
484 | 3fc6c082 | bellard | #define PPC_INSNS_G2 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_6xx_TLB | \
|
485 | 3fc6c082 | bellard | PPC_MEM_TLBSYNC | PPC_EXTERN | PPC_TB) |
486 | 3fc6c082 | bellard | #define PPC_FLAGS_G2 (PPC_FLAGS_MMU_SOFT_6xx | PPC_FLAGS_EXCP_603)
|
487 | 3fc6c082 | bellard | /* PowerPC 604 */
|
488 | 3fc6c082 | bellard | #define PPC_INSNS_604 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_EXTERN | \
|
489 | 3fc6c082 | bellard | PPC_MEM_TLBSYNC | PPC_TB) |
490 | 3fc6c082 | bellard | #define PPC_FLAGS_604 (PPC_FLAGS_MMU_32B | PPC_FLAGS_EXCP_604)
|
491 | 3fc6c082 | bellard | /* PowerPC 740/750 (aka G3) */
|
492 | 3fc6c082 | bellard | #define PPC_INSNS_7x0 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_EXTERN | \
|
493 | 3fc6c082 | bellard | PPC_MEM_TLBSYNC | PPC_TB) |
494 | 3fc6c082 | bellard | #define PPC_FLAGS_7x0 (PPC_FLAGS_MMU_32B | PPC_FLAGS_EXCP_7x0)
|
495 | 3fc6c082 | bellard | /* PowerPC 745/755 */
|
496 | 3fc6c082 | bellard | #define PPC_INSNS_7x5 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_EXTERN | \
|
497 | 3fc6c082 | bellard | PPC_MEM_TLBSYNC | PPC_TB | PPC_6xx_TLB) |
498 | 3fc6c082 | bellard | #define PPC_FLAGS_7x5 (PPC_FLAGS_MMU_SOFT_6xx | PPC_FLAGS_EXCP_7x5)
|
499 | 3fc6c082 | bellard | /* PowerPC 74xx (aka G4) */
|
500 | 3fc6c082 | bellard | #define PPC_INSNS_74xx (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_ALTIVEC | \
|
501 | 3fc6c082 | bellard | PPC_MEM_TLBSYNC | PPC_TB) |
502 | 3fc6c082 | bellard | #define PPC_FLAGS_74xx (PPC_FLAGS_MMU_32B | PPC_FLAGS_EXCP_74xx)
|
503 | 3fc6c082 | bellard | |
504 | 3fc6c082 | bellard | /* Default PowerPC will be 604/970 */
|
505 | 3fc6c082 | bellard | #define PPC_INSNS_PPC32 PPC_INSNS_604
|
506 | 3fc6c082 | bellard | #define PPC_FLAGS_PPC32 PPC_FLAGS_604
|
507 | 3fc6c082 | bellard | #if 0
|
508 | 3fc6c082 | bellard | #define PPC_INSNS_PPC64 PPC_INSNS_970
|
509 | 3fc6c082 | bellard | #define PPC_FLAGS_PPC64 PPC_FLAGS_970
|
510 | 3fc6c082 | bellard | #endif
|
511 | 3fc6c082 | bellard | #define PPC_INSNS_DEFAULT PPC_INSNS_604
|
512 | 3fc6c082 | bellard | #define PPC_FLAGS_DEFAULT PPC_FLAGS_604
|
513 | 3fc6c082 | bellard | typedef struct ppc_def_t ppc_def_t; |
514 | 79aceca5 | bellard | |
515 | 3fc6c082 | bellard | /*****************************************************************************/
|
516 | 3fc6c082 | bellard | /* Types used to describe some PowerPC registers */
|
517 | 3fc6c082 | bellard | typedef struct CPUPPCState CPUPPCState; |
518 | 3fc6c082 | bellard | typedef struct opc_handler_t opc_handler_t; |
519 | 9fddaa0c | bellard | typedef struct ppc_tb_t ppc_tb_t; |
520 | 3fc6c082 | bellard | typedef struct ppc_spr_t ppc_spr_t; |
521 | 3fc6c082 | bellard | typedef struct ppc_dcr_t ppc_dcr_t; |
522 | 3fc6c082 | bellard | typedef struct ppc_avr_t ppc_avr_t; |
523 | 76a66253 | j_mayer | typedef struct ppc_tlb_t ppc_tlb_t; |
524 | 76a66253 | j_mayer | |
525 | 3fc6c082 | bellard | /* SPR access micro-ops generations callbacks */
|
526 | 3fc6c082 | bellard | struct ppc_spr_t {
|
527 | 3fc6c082 | bellard | void (*uea_read)(void *opaque, int spr_num); |
528 | 3fc6c082 | bellard | void (*uea_write)(void *opaque, int spr_num); |
529 | 76a66253 | j_mayer | #if !defined(CONFIG_USER_ONLY)
|
530 | 3fc6c082 | bellard | void (*oea_read)(void *opaque, int spr_num); |
531 | 3fc6c082 | bellard | void (*oea_write)(void *opaque, int spr_num); |
532 | 76a66253 | j_mayer | #endif
|
533 | 3fc6c082 | bellard | const unsigned char *name; |
534 | 3fc6c082 | bellard | }; |
535 | 3fc6c082 | bellard | |
536 | 3fc6c082 | bellard | /* Altivec registers (128 bits) */
|
537 | 3fc6c082 | bellard | struct ppc_avr_t {
|
538 | 3fc6c082 | bellard | uint32_t u[4];
|
539 | 3fc6c082 | bellard | }; |
540 | 9fddaa0c | bellard | |
541 | 3fc6c082 | bellard | /* Software TLB cache */
|
542 | 3fc6c082 | bellard | struct ppc_tlb_t {
|
543 | 76a66253 | j_mayer | target_ulong pte0; |
544 | 76a66253 | j_mayer | target_ulong pte1; |
545 | 76a66253 | j_mayer | target_ulong EPN; |
546 | 76a66253 | j_mayer | target_ulong PID; |
547 | 76a66253 | j_mayer | int size;
|
548 | 3fc6c082 | bellard | }; |
549 | 3fc6c082 | bellard | |
550 | 3fc6c082 | bellard | /*****************************************************************************/
|
551 | 3fc6c082 | bellard | /* Machine state register bits definition */
|
552 | 76a66253 | j_mayer | #define MSR_SF 63 /* Sixty-four-bit mode hflags */ |
553 | 3fc6c082 | bellard | #define MSR_ISF 61 /* Sixty-four-bit interrupt mode on 630 */ |
554 | 76a66253 | j_mayer | #define MSR_HV 60 /* hypervisor state hflags */ |
555 | 76a66253 | j_mayer | #define MSR_UCLE 26 /* User-mode cache lock enable on e500 */ |
556 | 76a66253 | j_mayer | #define MSR_VR 25 /* altivec available hflags */ |
557 | 76a66253 | j_mayer | #define MSR_SPE 25 /* SPE enable on e500 hflags */ |
558 | 76a66253 | j_mayer | #define MSR_AP 23 /* Access privilege state on 602 hflags */ |
559 | 76a66253 | j_mayer | #define MSR_SA 22 /* Supervisor access mode on 602 hflags */ |
560 | 3fc6c082 | bellard | #define MSR_KEY 19 /* key bit on 603e */ |
561 | 3fc6c082 | bellard | #define MSR_POW 18 /* Power management */ |
562 | 3fc6c082 | bellard | #define MSR_WE 18 /* Wait state enable on embedded PowerPC */ |
563 | 3fc6c082 | bellard | #define MSR_TGPR 17 /* TGPR usage on 602/603 */ |
564 | 76a66253 | j_mayer | #define MSR_TLB 17 /* TLB update on ? */ |
565 | 3fc6c082 | bellard | #define MSR_CE 17 /* Critical interrupt enable on embedded PowerPC */ |
566 | 3fc6c082 | bellard | #define MSR_ILE 16 /* Interrupt little-endian mode */ |
567 | 3fc6c082 | bellard | #define MSR_EE 15 /* External interrupt enable */ |
568 | 76a66253 | j_mayer | #define MSR_PR 14 /* Problem state hflags */ |
569 | 76a66253 | j_mayer | #define MSR_FP 13 /* Floating point available hflags */ |
570 | 3fc6c082 | bellard | #define MSR_ME 12 /* Machine check interrupt enable */ |
571 | 76a66253 | j_mayer | #define MSR_FE0 11 /* Floating point exception mode 0 hflags */ |
572 | 76a66253 | j_mayer | #define MSR_SE 10 /* Single-step trace enable hflags */ |
573 | 3fc6c082 | bellard | #define MSR_DWE 10 /* Debug wait enable on 405 */ |
574 | 76a66253 | j_mayer | #define MSR_UBLE 10 /* User BTB lock enable on e500 */ |
575 | 76a66253 | j_mayer | #define MSR_BE 9 /* Branch trace enable hflags */ |
576 | 3fc6c082 | bellard | #define MSR_DE 9 /* Debug interrupts enable on embedded PowerPC */ |
577 | 76a66253 | j_mayer | #define MSR_FE1 8 /* Floating point exception mode 1 hflags */ |
578 | 3fc6c082 | bellard | #define MSR_AL 7 /* AL bit on POWER */ |
579 | 3fc6c082 | bellard | #define MSR_IP 6 /* Interrupt prefix */ |
580 | 3fc6c082 | bellard | #define MSR_IR 5 /* Instruction relocate */ |
581 | 3fc6c082 | bellard | #define MSR_IS 5 /* Instruction address space on embedded PowerPC */ |
582 | 3fc6c082 | bellard | #define MSR_DR 4 /* Data relocate */ |
583 | 3fc6c082 | bellard | #define MSR_DS 4 /* Data address space on embedded PowerPC */ |
584 | 3fc6c082 | bellard | #define MSR_PE 3 /* Protection enable on 403 */ |
585 | 3fc6c082 | bellard | #define MSR_EP 3 /* Exception prefix on 601 */ |
586 | 3fc6c082 | bellard | #define MSR_PX 2 /* Protection exclusive on 403 */ |
587 | 3fc6c082 | bellard | #define MSR_PMM 2 /* Performance monitor mark on POWER */ |
588 | 3fc6c082 | bellard | #define MSR_RI 1 /* Recoverable interrupt */ |
589 | 76a66253 | j_mayer | #define MSR_LE 0 /* Little-endian mode hflags */ |
590 | 3fc6c082 | bellard | #define msr_sf env->msr[MSR_SF]
|
591 | 3fc6c082 | bellard | #define msr_isf env->msr[MSR_ISF]
|
592 | 3fc6c082 | bellard | #define msr_hv env->msr[MSR_HV]
|
593 | 76a66253 | j_mayer | #define msr_ucle env->msr[MSR_UCLE]
|
594 | 3fc6c082 | bellard | #define msr_vr env->msr[MSR_VR]
|
595 | 76a66253 | j_mayer | #define msr_spe env->msr[MSR_SPE]
|
596 | 3fc6c082 | bellard | #define msr_ap env->msr[MSR_AP]
|
597 | 3fc6c082 | bellard | #define msr_sa env->msr[MSR_SA]
|
598 | 3fc6c082 | bellard | #define msr_key env->msr[MSR_KEY]
|
599 | 76a66253 | j_mayer | #define msr_pow env->msr[MSR_POW]
|
600 | 3fc6c082 | bellard | #define msr_we env->msr[MSR_WE]
|
601 | 3fc6c082 | bellard | #define msr_tgpr env->msr[MSR_TGPR]
|
602 | 3fc6c082 | bellard | #define msr_tlb env->msr[MSR_TLB]
|
603 | 3fc6c082 | bellard | #define msr_ce env->msr[MSR_CE]
|
604 | 76a66253 | j_mayer | #define msr_ile env->msr[MSR_ILE]
|
605 | 76a66253 | j_mayer | #define msr_ee env->msr[MSR_EE]
|
606 | 76a66253 | j_mayer | #define msr_pr env->msr[MSR_PR]
|
607 | 76a66253 | j_mayer | #define msr_fp env->msr[MSR_FP]
|
608 | 76a66253 | j_mayer | #define msr_me env->msr[MSR_ME]
|
609 | 76a66253 | j_mayer | #define msr_fe0 env->msr[MSR_FE0]
|
610 | 76a66253 | j_mayer | #define msr_se env->msr[MSR_SE]
|
611 | 3fc6c082 | bellard | #define msr_dwe env->msr[MSR_DWE]
|
612 | 76a66253 | j_mayer | #define msr_uble env->msr[MSR_UBLE]
|
613 | 76a66253 | j_mayer | #define msr_be env->msr[MSR_BE]
|
614 | 3fc6c082 | bellard | #define msr_de env->msr[MSR_DE]
|
615 | 76a66253 | j_mayer | #define msr_fe1 env->msr[MSR_FE1]
|
616 | 3fc6c082 | bellard | #define msr_al env->msr[MSR_AL]
|
617 | 76a66253 | j_mayer | #define msr_ip env->msr[MSR_IP]
|
618 | 76a66253 | j_mayer | #define msr_ir env->msr[MSR_IR]
|
619 | 3fc6c082 | bellard | #define msr_is env->msr[MSR_IS]
|
620 | 76a66253 | j_mayer | #define msr_dr env->msr[MSR_DR]
|
621 | 3fc6c082 | bellard | #define msr_ds env->msr[MSR_DS]
|
622 | 3fc6c082 | bellard | #define msr_pe env->msr[MSR_PE]
|
623 | 3fc6c082 | bellard | #define msr_ep env->msr[MSR_EP]
|
624 | 3fc6c082 | bellard | #define msr_px env->msr[MSR_PX]
|
625 | 3fc6c082 | bellard | #define msr_pmm env->msr[MSR_PMM]
|
626 | 76a66253 | j_mayer | #define msr_ri env->msr[MSR_RI]
|
627 | 76a66253 | j_mayer | #define msr_le env->msr[MSR_LE]
|
628 | 79aceca5 | bellard | |
629 | 3fc6c082 | bellard | /*****************************************************************************/
|
630 | 3fc6c082 | bellard | /* The whole PowerPC CPU context */
|
631 | 3fc6c082 | bellard | struct CPUPPCState {
|
632 | 3fc6c082 | bellard | /* First are the most commonly used resources
|
633 | 3fc6c082 | bellard | * during translated code execution
|
634 | 3fc6c082 | bellard | */
|
635 | 0487d6a8 | j_mayer | #if TARGET_GPR_BITS > HOST_LONG_BITS
|
636 | 3fc6c082 | bellard | /* temporary fixed-point registers
|
637 | 3fc6c082 | bellard | * used to emulate 64 bits target on 32 bits hosts
|
638 | 0487d6a8 | j_mayer | */
|
639 | 3fc6c082 | bellard | target_ulong t0, t1, t2; |
640 | 3fc6c082 | bellard | #endif
|
641 | d9bce9d9 | j_mayer | ppc_avr_t t0_avr, t1_avr, t2_avr; |
642 | d9bce9d9 | j_mayer | |
643 | 79aceca5 | bellard | /* general purpose registers */
|
644 | 76a66253 | j_mayer | ppc_gpr_t gpr[32];
|
645 | 3fc6c082 | bellard | /* LR */
|
646 | 3fc6c082 | bellard | target_ulong lr; |
647 | 3fc6c082 | bellard | /* CTR */
|
648 | 3fc6c082 | bellard | target_ulong ctr; |
649 | 3fc6c082 | bellard | /* condition register */
|
650 | 3fc6c082 | bellard | uint8_t crf[8];
|
651 | 79aceca5 | bellard | /* XER */
|
652 | 3fc6c082 | bellard | /* XXX: We use only 5 fields, but we want to keep the structure aligned */
|
653 | 3fc6c082 | bellard | uint8_t xer[8];
|
654 | 79aceca5 | bellard | /* Reservation address */
|
655 | 3fc6c082 | bellard | target_ulong reserve; |
656 | 3fc6c082 | bellard | |
657 | 3fc6c082 | bellard | /* Those ones are used in supervisor mode only */
|
658 | 79aceca5 | bellard | /* machine state register */
|
659 | 3fc6c082 | bellard | uint8_t msr[64];
|
660 | 3fc6c082 | bellard | /* temporary general purpose registers */
|
661 | 76a66253 | j_mayer | ppc_gpr_t tgpr[4]; /* Used to speed-up TLB assist handlers */ |
662 | 3fc6c082 | bellard | |
663 | 3fc6c082 | bellard | /* Floating point execution context */
|
664 | 76a66253 | j_mayer | /* temporary float registers */
|
665 | 4ecc3190 | bellard | float64 ft0; |
666 | 4ecc3190 | bellard | float64 ft1; |
667 | 4ecc3190 | bellard | float64 ft2; |
668 | 4ecc3190 | bellard | float_status fp_status; |
669 | 3fc6c082 | bellard | /* floating point registers */
|
670 | 3fc6c082 | bellard | float64 fpr[32];
|
671 | 3fc6c082 | bellard | /* floating point status and control register */
|
672 | 3fc6c082 | bellard | uint8_t fpscr[8];
|
673 | 4ecc3190 | bellard | |
674 | a316d335 | bellard | CPU_COMMON |
675 | a316d335 | bellard | |
676 | 50443c98 | bellard | int halted; /* TRUE if the CPU is in suspend state */ |
677 | 50443c98 | bellard | |
678 | ac9eb073 | bellard | int access_type; /* when a memory exception occurs, the access |
679 | ac9eb073 | bellard | type is stored here */
|
680 | a541f297 | bellard | |
681 | 3fc6c082 | bellard | /* MMU context */
|
682 | 3fc6c082 | bellard | /* Address space register */
|
683 | 3fc6c082 | bellard | target_ulong asr; |
684 | 3fc6c082 | bellard | /* segment registers */
|
685 | 3fc6c082 | bellard | target_ulong sdr1; |
686 | 3fc6c082 | bellard | target_ulong sr[16];
|
687 | 3fc6c082 | bellard | /* BATs */
|
688 | 3fc6c082 | bellard | int nb_BATs;
|
689 | 3fc6c082 | bellard | target_ulong DBAT[2][8]; |
690 | 3fc6c082 | bellard | target_ulong IBAT[2][8]; |
691 | 9fddaa0c | bellard | |
692 | 3fc6c082 | bellard | /* Other registers */
|
693 | 3fc6c082 | bellard | /* Special purpose registers */
|
694 | 3fc6c082 | bellard | target_ulong spr[1024];
|
695 | 3fc6c082 | bellard | /* Altivec registers */
|
696 | 3fc6c082 | bellard | ppc_avr_t avr[32];
|
697 | 3fc6c082 | bellard | uint32_t vscr; |
698 | d9bce9d9 | j_mayer | /* SPE registers */
|
699 | d9bce9d9 | j_mayer | ppc_gpr_t spe_acc; |
700 | 0487d6a8 | j_mayer | float_status spe_status; |
701 | d9bce9d9 | j_mayer | uint32_t spe_fscr; |
702 | 3fc6c082 | bellard | |
703 | 3fc6c082 | bellard | /* Internal devices resources */
|
704 | 9fddaa0c | bellard | /* Time base and decrementer */
|
705 | 9fddaa0c | bellard | ppc_tb_t *tb_env; |
706 | 3fc6c082 | bellard | /* Device control registers */
|
707 | 3fc6c082 | bellard | int (*dcr_read)(ppc_dcr_t *dcr_env, int dcr_num, target_ulong *val); |
708 | 3fc6c082 | bellard | int (*dcr_write)(ppc_dcr_t *dcr_env, int dcr_num, target_ulong val); |
709 | 3fc6c082 | bellard | ppc_dcr_t *dcr_env; |
710 | 3fc6c082 | bellard | |
711 | 3fc6c082 | bellard | /* PowerPC TLB registers (for 4xx and 60x software driven TLBs) */
|
712 | 76a66253 | j_mayer | int nb_tlb; /* Total number of TLB */ |
713 | 76a66253 | j_mayer | int tlb_per_way; /* Speed-up helper: used to avoid divisions at run time */ |
714 | 76a66253 | j_mayer | int nb_ways; /* Number of ways in the TLB set */ |
715 | 76a66253 | j_mayer | int last_way; /* Last used way used to allocate TLB in a LRU way */ |
716 | 76a66253 | j_mayer | int id_tlbs; /* If 1, MMU has separated TLBs for instructions & data */ |
717 | 76a66253 | j_mayer | ppc_tlb_t *tlb; /* TLB is optional. Allocate them only if needed */
|
718 | 3fc6c082 | bellard | /* Callbacks for specific checks on some implementations */
|
719 | 3fc6c082 | bellard | int (*tlb_check_more)(CPUPPCState *env, struct ppc_tlb_t *tlb, int *prot, |
720 | 3fc6c082 | bellard | target_ulong vaddr, int rw, int acc_type, |
721 | 3fc6c082 | bellard | int is_user);
|
722 | 3fc6c082 | bellard | /* 403 dedicated access protection registers */
|
723 | 3fc6c082 | bellard | target_ulong pb[4];
|
724 | 3fc6c082 | bellard | |
725 | 3fc6c082 | bellard | /* Those resources are used during exception processing */
|
726 | 3fc6c082 | bellard | /* CPU model definition */
|
727 | 3fc6c082 | bellard | uint64_t msr_mask; |
728 | 3fc6c082 | bellard | uint32_t flags; |
729 | 3fc6c082 | bellard | |
730 | 3fc6c082 | bellard | int exception_index;
|
731 | 3fc6c082 | bellard | int error_code;
|
732 | 3fc6c082 | bellard | int interrupt_request;
|
733 | 3fc6c082 | bellard | |
734 | 3fc6c082 | bellard | /* Those resources are used only during code translation */
|
735 | 3fc6c082 | bellard | /* Next instruction pointer */
|
736 | 3fc6c082 | bellard | target_ulong nip; |
737 | 3fc6c082 | bellard | /* SPR translation callbacks */
|
738 | 3fc6c082 | bellard | ppc_spr_t spr_cb[1024];
|
739 | 3fc6c082 | bellard | /* opcode handlers */
|
740 | 3fc6c082 | bellard | opc_handler_t *opcodes[0x40];
|
741 | 3fc6c082 | bellard | |
742 | 3fc6c082 | bellard | /* Those resources are used only in Qemu core */
|
743 | 3fc6c082 | bellard | jmp_buf jmp_env; |
744 | 3fc6c082 | bellard | int user_mode_only; /* user mode only simulation */ |
745 | 3fc6c082 | bellard | uint32_t hflags; |
746 | 3fc6c082 | bellard | |
747 | 9fddaa0c | bellard | /* Power management */
|
748 | 9fddaa0c | bellard | int power_mode;
|
749 | a541f297 | bellard | |
750 | 6d506e6d | bellard | /* temporary hack to handle OSI calls (only used if non NULL) */
|
751 | 6d506e6d | bellard | int (*osi_call)(struct CPUPPCState *env); |
752 | 3fc6c082 | bellard | }; |
753 | 79aceca5 | bellard | |
754 | 76a66253 | j_mayer | /* Context used internally during MMU translations */
|
755 | 76a66253 | j_mayer | typedef struct mmu_ctx_t mmu_ctx_t; |
756 | 76a66253 | j_mayer | struct mmu_ctx_t {
|
757 | 76a66253 | j_mayer | target_phys_addr_t raddr; /* Real address */
|
758 | 76a66253 | j_mayer | int prot; /* Protection bits */ |
759 | 76a66253 | j_mayer | target_phys_addr_t pg_addr[2]; /* PTE tables base addresses */ |
760 | 76a66253 | j_mayer | target_ulong ptem; /* Virtual segment ID | API */
|
761 | 76a66253 | j_mayer | int key; /* Access key */ |
762 | 76a66253 | j_mayer | }; |
763 | 76a66253 | j_mayer | |
764 | 3fc6c082 | bellard | /*****************************************************************************/
|
765 | 79aceca5 | bellard | CPUPPCState *cpu_ppc_init(void);
|
766 | 79aceca5 | bellard | int cpu_ppc_exec(CPUPPCState *s);
|
767 | 79aceca5 | bellard | void cpu_ppc_close(CPUPPCState *s);
|
768 | 79aceca5 | bellard | /* you can call this signal handler from your SIGBUS and SIGSEGV
|
769 | 79aceca5 | bellard | signal handlers to inform the virtual CPU of exceptions. non zero
|
770 | 79aceca5 | bellard | is returned if the signal was handled by the virtual CPU. */
|
771 | 5a7b542b | ths | int cpu_ppc_signal_handler(int host_signum, void *pinfo, |
772 | 79aceca5 | bellard | void *puc);
|
773 | 79aceca5 | bellard | |
774 | a541f297 | bellard | void do_interrupt (CPUPPCState *env);
|
775 | 9a64fbe4 | bellard | void cpu_loop_exit(void); |
776 | a541f297 | bellard | |
777 | 9a64fbe4 | bellard | void dump_stack (CPUPPCState *env);
|
778 | a541f297 | bellard | |
779 | 76a66253 | j_mayer | #if !defined(CONFIG_USER_ONLY)
|
780 | 3fc6c082 | bellard | target_ulong do_load_ibatu (CPUPPCState *env, int nr);
|
781 | 3fc6c082 | bellard | target_ulong do_load_ibatl (CPUPPCState *env, int nr);
|
782 | 3fc6c082 | bellard | void do_store_ibatu (CPUPPCState *env, int nr, target_ulong value); |
783 | 3fc6c082 | bellard | void do_store_ibatl (CPUPPCState *env, int nr, target_ulong value); |
784 | 3fc6c082 | bellard | target_ulong do_load_dbatu (CPUPPCState *env, int nr);
|
785 | 3fc6c082 | bellard | target_ulong do_load_dbatl (CPUPPCState *env, int nr);
|
786 | 3fc6c082 | bellard | void do_store_dbatu (CPUPPCState *env, int nr, target_ulong value); |
787 | 3fc6c082 | bellard | void do_store_dbatl (CPUPPCState *env, int nr, target_ulong value); |
788 | 3fc6c082 | bellard | target_ulong do_load_sdr1 (CPUPPCState *env); |
789 | 3fc6c082 | bellard | void do_store_sdr1 (CPUPPCState *env, target_ulong value);
|
790 | d9bce9d9 | j_mayer | #if defined(TARGET_PPC64)
|
791 | d9bce9d9 | j_mayer | target_ulong ppc_load_asr (CPUPPCState *env); |
792 | d9bce9d9 | j_mayer | void ppc_store_asr (CPUPPCState *env, target_ulong value);
|
793 | d9bce9d9 | j_mayer | #endif
|
794 | 3fc6c082 | bellard | target_ulong do_load_sr (CPUPPCState *env, int srnum);
|
795 | 3fc6c082 | bellard | void do_store_sr (CPUPPCState *env, int srnum, target_ulong value); |
796 | 76a66253 | j_mayer | #endif
|
797 | 76a66253 | j_mayer | uint32_t ppc_load_xer (CPUPPCState *env); |
798 | 76a66253 | j_mayer | void ppc_store_xer (CPUPPCState *env, uint32_t value);
|
799 | 3fc6c082 | bellard | target_ulong do_load_msr (CPUPPCState *env); |
800 | 3fc6c082 | bellard | void do_store_msr (CPUPPCState *env, target_ulong value);
|
801 | d9bce9d9 | j_mayer | void ppc_store_msr32 (CPUPPCState *env, uint32_t value);
|
802 | 3fc6c082 | bellard | |
803 | 3fc6c082 | bellard | void do_compute_hflags (CPUPPCState *env);
|
804 | a541f297 | bellard | |
805 | 3fc6c082 | bellard | int ppc_find_by_name (const unsigned char *name, ppc_def_t **def); |
806 | 3fc6c082 | bellard | int ppc_find_by_pvr (uint32_t apvr, ppc_def_t **def);
|
807 | 3fc6c082 | bellard | void ppc_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, ...)); |
808 | 3fc6c082 | bellard | int cpu_ppc_register (CPUPPCState *env, ppc_def_t *def);
|
809 | 85c4adf6 | bellard | |
810 | 9fddaa0c | bellard | /* Time-base and decrementer management */
|
811 | 9fddaa0c | bellard | #ifndef NO_CPU_IO_DEFS
|
812 | 9fddaa0c | bellard | uint32_t cpu_ppc_load_tbl (CPUPPCState *env); |
813 | 9fddaa0c | bellard | uint32_t cpu_ppc_load_tbu (CPUPPCState *env); |
814 | 9fddaa0c | bellard | void cpu_ppc_store_tbu (CPUPPCState *env, uint32_t value);
|
815 | 9fddaa0c | bellard | void cpu_ppc_store_tbl (CPUPPCState *env, uint32_t value);
|
816 | 9fddaa0c | bellard | uint32_t cpu_ppc_load_decr (CPUPPCState *env); |
817 | 9fddaa0c | bellard | void cpu_ppc_store_decr (CPUPPCState *env, uint32_t value);
|
818 | d9bce9d9 | j_mayer | uint32_t cpu_ppc601_load_rtcl (CPUPPCState *env); |
819 | d9bce9d9 | j_mayer | uint32_t cpu_ppc601_load_rtcu (CPUPPCState *env); |
820 | d9bce9d9 | j_mayer | #if !defined(CONFIG_USER_ONLY)
|
821 | d9bce9d9 | j_mayer | void cpu_ppc601_store_rtcl (CPUPPCState *env, uint32_t value);
|
822 | d9bce9d9 | j_mayer | void cpu_ppc601_store_rtcu (CPUPPCState *env, uint32_t value);
|
823 | d9bce9d9 | j_mayer | target_ulong load_40x_pit (CPUPPCState *env); |
824 | d9bce9d9 | j_mayer | void store_40x_pit (CPUPPCState *env, target_ulong val);
|
825 | d9bce9d9 | j_mayer | void store_booke_tcr (CPUPPCState *env, target_ulong val);
|
826 | d9bce9d9 | j_mayer | void store_booke_tsr (CPUPPCState *env, target_ulong val);
|
827 | d9bce9d9 | j_mayer | #endif
|
828 | 9fddaa0c | bellard | #endif
|
829 | 79aceca5 | bellard | |
830 | 79aceca5 | bellard | #define TARGET_PAGE_BITS 12 |
831 | 79aceca5 | bellard | #include "cpu-all.h" |
832 | 79aceca5 | bellard | |
833 | 3fc6c082 | bellard | /*****************************************************************************/
|
834 | 3fc6c082 | bellard | /* Registers definitions */
|
835 | 79aceca5 | bellard | #define ugpr(n) (env->gpr[n])
|
836 | 79aceca5 | bellard | |
837 | 79aceca5 | bellard | #define XER_SO 31 |
838 | 79aceca5 | bellard | #define XER_OV 30 |
839 | 79aceca5 | bellard | #define XER_CA 29 |
840 | 3fc6c082 | bellard | #define XER_CMP 8 |
841 | 79aceca5 | bellard | #define XER_BC 0 |
842 | 3fc6c082 | bellard | #define xer_so env->xer[4] |
843 | 3fc6c082 | bellard | #define xer_ov env->xer[6] |
844 | 3fc6c082 | bellard | #define xer_ca env->xer[2] |
845 | 3fc6c082 | bellard | #define xer_cmp env->xer[1] |
846 | 9a64fbe4 | bellard | #define xer_bc env->xer[0] |
847 | 79aceca5 | bellard | |
848 | 3fc6c082 | bellard | /* SPR definitions */
|
849 | 76a66253 | j_mayer | #define SPR_MQ (0x000) |
850 | 76a66253 | j_mayer | #define SPR_XER (0x001) |
851 | 76a66253 | j_mayer | #define SPR_601_VRTCU (0x004) |
852 | 76a66253 | j_mayer | #define SPR_601_VRTCL (0x005) |
853 | 76a66253 | j_mayer | #define SPR_601_UDECR (0x006) |
854 | 76a66253 | j_mayer | #define SPR_LR (0x008) |
855 | 76a66253 | j_mayer | #define SPR_CTR (0x009) |
856 | 76a66253 | j_mayer | #define SPR_DSISR (0x012) |
857 | 76a66253 | j_mayer | #define SPR_DAR (0x013) |
858 | 76a66253 | j_mayer | #define SPR_601_RTCU (0x014) |
859 | 76a66253 | j_mayer | #define SPR_601_RTCL (0x015) |
860 | 76a66253 | j_mayer | #define SPR_DECR (0x016) |
861 | 76a66253 | j_mayer | #define SPR_SDR1 (0x019) |
862 | 76a66253 | j_mayer | #define SPR_SRR0 (0x01A) |
863 | 76a66253 | j_mayer | #define SPR_SRR1 (0x01B) |
864 | 76a66253 | j_mayer | #define SPR_BOOKE_PID (0x030) |
865 | 76a66253 | j_mayer | #define SPR_BOOKE_DECAR (0x036) |
866 | 76a66253 | j_mayer | #define SPR_CSRR0 (0x03A) |
867 | 76a66253 | j_mayer | #define SPR_CSRR1 (0x03B) |
868 | 76a66253 | j_mayer | #define SPR_BOOKE_DEAR (0x03D) |
869 | 76a66253 | j_mayer | #define SPR_BOOKE_ESR (0x03E) |
870 | 76a66253 | j_mayer | #define SPR_BOOKE_EVPR (0x03F) |
871 | 76a66253 | j_mayer | #define SPR_8xx_EIE (0x050) |
872 | 76a66253 | j_mayer | #define SPR_8xx_EID (0x051) |
873 | 76a66253 | j_mayer | #define SPR_8xx_NRE (0x052) |
874 | 76a66253 | j_mayer | #define SPR_58x_CMPA (0x090) |
875 | 76a66253 | j_mayer | #define SPR_58x_CMPB (0x091) |
876 | 76a66253 | j_mayer | #define SPR_58x_CMPC (0x092) |
877 | 76a66253 | j_mayer | #define SPR_58x_CMPD (0x093) |
878 | 76a66253 | j_mayer | #define SPR_58x_ICR (0x094) |
879 | 76a66253 | j_mayer | #define SPR_58x_DER (0x094) |
880 | 76a66253 | j_mayer | #define SPR_58x_COUNTA (0x096) |
881 | 76a66253 | j_mayer | #define SPR_58x_COUNTB (0x097) |
882 | 76a66253 | j_mayer | #define SPR_58x_CMPE (0x098) |
883 | 76a66253 | j_mayer | #define SPR_58x_CMPF (0x099) |
884 | 76a66253 | j_mayer | #define SPR_58x_CMPG (0x09A) |
885 | 76a66253 | j_mayer | #define SPR_58x_CMPH (0x09B) |
886 | 76a66253 | j_mayer | #define SPR_58x_LCTRL1 (0x09C) |
887 | 76a66253 | j_mayer | #define SPR_58x_LCTRL2 (0x09D) |
888 | 76a66253 | j_mayer | #define SPR_58x_ICTRL (0x09E) |
889 | 76a66253 | j_mayer | #define SPR_58x_BAR (0x09F) |
890 | 76a66253 | j_mayer | #define SPR_VRSAVE (0x100) |
891 | 76a66253 | j_mayer | #define SPR_USPRG0 (0x100) |
892 | 76a66253 | j_mayer | #define SPR_USPRG4 (0x104) |
893 | 76a66253 | j_mayer | #define SPR_USPRG5 (0x105) |
894 | 76a66253 | j_mayer | #define SPR_USPRG6 (0x106) |
895 | 76a66253 | j_mayer | #define SPR_USPRG7 (0x107) |
896 | 76a66253 | j_mayer | #define SPR_VTBL (0x10C) |
897 | 76a66253 | j_mayer | #define SPR_VTBU (0x10D) |
898 | 76a66253 | j_mayer | #define SPR_SPRG0 (0x110) |
899 | 76a66253 | j_mayer | #define SPR_SPRG1 (0x111) |
900 | 76a66253 | j_mayer | #define SPR_SPRG2 (0x112) |
901 | 76a66253 | j_mayer | #define SPR_SPRG3 (0x113) |
902 | 76a66253 | j_mayer | #define SPR_SPRG4 (0x114) |
903 | 76a66253 | j_mayer | #define SPR_SCOMC (0x114) |
904 | 76a66253 | j_mayer | #define SPR_SPRG5 (0x115) |
905 | 76a66253 | j_mayer | #define SPR_SCOMD (0x115) |
906 | 76a66253 | j_mayer | #define SPR_SPRG6 (0x116) |
907 | 76a66253 | j_mayer | #define SPR_SPRG7 (0x117) |
908 | 76a66253 | j_mayer | #define SPR_ASR (0x118) |
909 | 76a66253 | j_mayer | #define SPR_EAR (0x11A) |
910 | 76a66253 | j_mayer | #define SPR_TBL (0x11C) |
911 | 76a66253 | j_mayer | #define SPR_TBU (0x11D) |
912 | 76a66253 | j_mayer | #define SPR_SVR (0x11E) |
913 | 76a66253 | j_mayer | #define SPR_BOOKE_PIR (0x11E) |
914 | 76a66253 | j_mayer | #define SPR_PVR (0x11F) |
915 | 76a66253 | j_mayer | #define SPR_HSPRG0 (0x130) |
916 | 76a66253 | j_mayer | #define SPR_BOOKE_DBSR (0x130) |
917 | 76a66253 | j_mayer | #define SPR_HSPRG1 (0x131) |
918 | 76a66253 | j_mayer | #define SPR_BOOKE_DBCR0 (0x134) |
919 | 76a66253 | j_mayer | #define SPR_IBCR (0x135) |
920 | 76a66253 | j_mayer | #define SPR_BOOKE_DBCR1 (0x135) |
921 | 76a66253 | j_mayer | #define SPR_DBCR (0x136) |
922 | 76a66253 | j_mayer | #define SPR_HDEC (0x136) |
923 | 76a66253 | j_mayer | #define SPR_BOOKE_DBCR2 (0x136) |
924 | 76a66253 | j_mayer | #define SPR_HIOR (0x137) |
925 | 76a66253 | j_mayer | #define SPR_MBAR (0x137) |
926 | 76a66253 | j_mayer | #define SPR_RMOR (0x138) |
927 | 76a66253 | j_mayer | #define SPR_BOOKE_IAC1 (0x138) |
928 | 76a66253 | j_mayer | #define SPR_HRMOR (0x139) |
929 | 76a66253 | j_mayer | #define SPR_BOOKE_IAC2 (0x139) |
930 | 76a66253 | j_mayer | #define SPR_HSSR0 (0x13A) |
931 | 76a66253 | j_mayer | #define SPR_BOOKE_IAC3 (0x13A) |
932 | 76a66253 | j_mayer | #define SPR_HSSR1 (0x13B) |
933 | 76a66253 | j_mayer | #define SPR_BOOKE_IAC4 (0x13B) |
934 | 76a66253 | j_mayer | #define SPR_LPCR (0x13C) |
935 | 76a66253 | j_mayer | #define SPR_BOOKE_DAC1 (0x13C) |
936 | 76a66253 | j_mayer | #define SPR_LPIDR (0x13D) |
937 | 76a66253 | j_mayer | #define SPR_DABR2 (0x13D) |
938 | 76a66253 | j_mayer | #define SPR_BOOKE_DAC2 (0x13D) |
939 | 76a66253 | j_mayer | #define SPR_BOOKE_DVC1 (0x13E) |
940 | 76a66253 | j_mayer | #define SPR_BOOKE_DVC2 (0x13F) |
941 | 76a66253 | j_mayer | #define SPR_BOOKE_TSR (0x150) |
942 | 76a66253 | j_mayer | #define SPR_BOOKE_TCR (0x154) |
943 | 76a66253 | j_mayer | #define SPR_BOOKE_IVOR0 (0x190) |
944 | 76a66253 | j_mayer | #define SPR_BOOKE_IVOR1 (0x191) |
945 | 76a66253 | j_mayer | #define SPR_BOOKE_IVOR2 (0x192) |
946 | 76a66253 | j_mayer | #define SPR_BOOKE_IVOR3 (0x193) |
947 | 76a66253 | j_mayer | #define SPR_BOOKE_IVOR4 (0x194) |
948 | 76a66253 | j_mayer | #define SPR_BOOKE_IVOR5 (0x195) |
949 | 76a66253 | j_mayer | #define SPR_BOOKE_IVOR6 (0x196) |
950 | 76a66253 | j_mayer | #define SPR_BOOKE_IVOR7 (0x197) |
951 | 76a66253 | j_mayer | #define SPR_BOOKE_IVOR8 (0x198) |
952 | 76a66253 | j_mayer | #define SPR_BOOKE_IVOR9 (0x199) |
953 | 76a66253 | j_mayer | #define SPR_BOOKE_IVOR10 (0x19A) |
954 | 76a66253 | j_mayer | #define SPR_BOOKE_IVOR11 (0x19B) |
955 | 76a66253 | j_mayer | #define SPR_BOOKE_IVOR12 (0x19C) |
956 | 76a66253 | j_mayer | #define SPR_BOOKE_IVOR13 (0x19D) |
957 | 76a66253 | j_mayer | #define SPR_BOOKE_IVOR14 (0x19E) |
958 | 76a66253 | j_mayer | #define SPR_BOOKE_IVOR15 (0x19F) |
959 | 76a66253 | j_mayer | #define SPR_E500_SPEFSCR (0x200) |
960 | 76a66253 | j_mayer | #define SPR_E500_BBEAR (0x201) |
961 | 76a66253 | j_mayer | #define SPR_E500_BBTAR (0x202) |
962 | 76a66253 | j_mayer | #define SPR_BOOKE_ATBL (0x20E) |
963 | 76a66253 | j_mayer | #define SPR_BOOKE_ATBU (0x20F) |
964 | 76a66253 | j_mayer | #define SPR_IBAT0U (0x210) |
965 | 76a66253 | j_mayer | #define SPR_E500_IVOR32 (0x210) |
966 | 76a66253 | j_mayer | #define SPR_IBAT0L (0x211) |
967 | 76a66253 | j_mayer | #define SPR_E500_IVOR33 (0x211) |
968 | 76a66253 | j_mayer | #define SPR_IBAT1U (0x212) |
969 | 76a66253 | j_mayer | #define SPR_E500_IVOR34 (0x212) |
970 | 76a66253 | j_mayer | #define SPR_IBAT1L (0x213) |
971 | 76a66253 | j_mayer | #define SPR_E500_IVOR35 (0x213) |
972 | 76a66253 | j_mayer | #define SPR_IBAT2U (0x214) |
973 | 76a66253 | j_mayer | #define SPR_IBAT2L (0x215) |
974 | 76a66253 | j_mayer | #define SPR_E500_L1CFG0 (0x215) |
975 | 76a66253 | j_mayer | #define SPR_IBAT3U (0x216) |
976 | 76a66253 | j_mayer | #define SPR_E500_L1CFG1 (0x216) |
977 | 76a66253 | j_mayer | #define SPR_IBAT3L (0x217) |
978 | 76a66253 | j_mayer | #define SPR_DBAT0U (0x218) |
979 | 76a66253 | j_mayer | #define SPR_DBAT0L (0x219) |
980 | 76a66253 | j_mayer | #define SPR_DBAT1U (0x21A) |
981 | 76a66253 | j_mayer | #define SPR_DBAT1L (0x21B) |
982 | 76a66253 | j_mayer | #define SPR_DBAT2U (0x21C) |
983 | 76a66253 | j_mayer | #define SPR_DBAT2L (0x21D) |
984 | 76a66253 | j_mayer | #define SPR_DBAT3U (0x21E) |
985 | 76a66253 | j_mayer | #define SPR_DBAT3L (0x21F) |
986 | 76a66253 | j_mayer | #define SPR_IBAT4U (0x230) |
987 | 76a66253 | j_mayer | #define SPR_IBAT4L (0x231) |
988 | 76a66253 | j_mayer | #define SPR_IBAT5U (0x232) |
989 | 76a66253 | j_mayer | #define SPR_IBAT5L (0x233) |
990 | 76a66253 | j_mayer | #define SPR_IBAT6U (0x234) |
991 | 76a66253 | j_mayer | #define SPR_IBAT6L (0x235) |
992 | 76a66253 | j_mayer | #define SPR_IBAT7U (0x236) |
993 | 76a66253 | j_mayer | #define SPR_IBAT7L (0x237) |
994 | 76a66253 | j_mayer | #define SPR_DBAT4U (0x238) |
995 | 76a66253 | j_mayer | #define SPR_DBAT4L (0x239) |
996 | 76a66253 | j_mayer | #define SPR_DBAT5U (0x23A) |
997 | 76a66253 | j_mayer | #define SPR_E500_MCSRR0 (0x23A) |
998 | 76a66253 | j_mayer | #define SPR_DBAT5L (0x23B) |
999 | 76a66253 | j_mayer | #define SPR_E500_MCSRR1 (0x23B) |
1000 | 76a66253 | j_mayer | #define SPR_DBAT6U (0x23C) |
1001 | 76a66253 | j_mayer | #define SPR_E500_MCSR (0x23C) |
1002 | 76a66253 | j_mayer | #define SPR_DBAT6L (0x23D) |
1003 | 76a66253 | j_mayer | #define SPR_E500_MCAR (0x23D) |
1004 | 76a66253 | j_mayer | #define SPR_DBAT7U (0x23E) |
1005 | 76a66253 | j_mayer | #define SPR_DBAT7L (0x23F) |
1006 | 76a66253 | j_mayer | #define SPR_E500_MAS0 (0x270) |
1007 | 76a66253 | j_mayer | #define SPR_E500_MAS1 (0x271) |
1008 | 76a66253 | j_mayer | #define SPR_E500_MAS2 (0x272) |
1009 | 76a66253 | j_mayer | #define SPR_E500_MAS3 (0x273) |
1010 | 76a66253 | j_mayer | #define SPR_E500_MAS4 (0x274) |
1011 | 76a66253 | j_mayer | #define SPR_E500_MAS6 (0x276) |
1012 | 76a66253 | j_mayer | #define SPR_E500_PID1 (0x279) |
1013 | 76a66253 | j_mayer | #define SPR_E500_PID2 (0x27A) |
1014 | 76a66253 | j_mayer | #define SPR_E500_TLB0CFG (0x2B0) |
1015 | 76a66253 | j_mayer | #define SPR_E500_TLB1CFG (0x2B1) |
1016 | 76a66253 | j_mayer | #define SPR_440_INV0 (0x370) |
1017 | 76a66253 | j_mayer | #define SPR_440_INV1 (0x371) |
1018 | 76a66253 | j_mayer | #define SPR_440_INV2 (0x372) |
1019 | 76a66253 | j_mayer | #define SPR_440_INV3 (0x373) |
1020 | 76a66253 | j_mayer | #define SPR_440_IVT0 (0x374) |
1021 | 76a66253 | j_mayer | #define SPR_440_IVT1 (0x375) |
1022 | 76a66253 | j_mayer | #define SPR_440_IVT2 (0x376) |
1023 | 76a66253 | j_mayer | #define SPR_440_IVT3 (0x377) |
1024 | 76a66253 | j_mayer | #define SPR_440_DNV0 (0x390) |
1025 | 76a66253 | j_mayer | #define SPR_440_DNV1 (0x391) |
1026 | 76a66253 | j_mayer | #define SPR_440_DNV2 (0x392) |
1027 | 76a66253 | j_mayer | #define SPR_440_DNV3 (0x393) |
1028 | 76a66253 | j_mayer | #define SPR_440_DVT0 (0x394) |
1029 | 76a66253 | j_mayer | #define SPR_440_DVT1 (0x395) |
1030 | 76a66253 | j_mayer | #define SPR_440_DVT2 (0x396) |
1031 | 76a66253 | j_mayer | #define SPR_440_DVT3 (0x397) |
1032 | 76a66253 | j_mayer | #define SPR_440_DVLIM (0x398) |
1033 | 76a66253 | j_mayer | #define SPR_440_IVLIM (0x399) |
1034 | 76a66253 | j_mayer | #define SPR_440_RSTCFG (0x39B) |
1035 | 76a66253 | j_mayer | #define SPR_440_DCBTRL (0x39C) |
1036 | 76a66253 | j_mayer | #define SPR_440_DCBTRH (0x39D) |
1037 | 76a66253 | j_mayer | #define SPR_440_ICBTRL (0x39E) |
1038 | 76a66253 | j_mayer | #define SPR_440_ICBTRH (0x39F) |
1039 | 76a66253 | j_mayer | #define SPR_UMMCR0 (0x3A8) |
1040 | 76a66253 | j_mayer | #define SPR_UPMC1 (0x3A9) |
1041 | 76a66253 | j_mayer | #define SPR_UPMC2 (0x3AA) |
1042 | 76a66253 | j_mayer | #define SPR_USIA (0x3AB) |
1043 | 76a66253 | j_mayer | #define SPR_UMMCR1 (0x3AC) |
1044 | 76a66253 | j_mayer | #define SPR_UPMC3 (0x3AD) |
1045 | 76a66253 | j_mayer | #define SPR_UPMC4 (0x3AE) |
1046 | 76a66253 | j_mayer | #define SPR_USDA (0x3AF) |
1047 | 76a66253 | j_mayer | #define SPR_40x_ZPR (0x3B0) |
1048 | 76a66253 | j_mayer | #define SPR_E500_MAS7 (0x3B0) |
1049 | 76a66253 | j_mayer | #define SPR_40x_PID (0x3B1) |
1050 | 76a66253 | j_mayer | #define SPR_440_MMUCR (0x3B2) |
1051 | 76a66253 | j_mayer | #define SPR_4xx_CCR0 (0x3B3) |
1052 | 76a66253 | j_mayer | #define SPR_405_IAC3 (0x3B4) |
1053 | 76a66253 | j_mayer | #define SPR_405_IAC4 (0x3B5) |
1054 | 76a66253 | j_mayer | #define SPR_405_DVC1 (0x3B6) |
1055 | 76a66253 | j_mayer | #define SPR_405_DVC2 (0x3B7) |
1056 | 76a66253 | j_mayer | #define SPR_MMCR0 (0x3B8) |
1057 | 76a66253 | j_mayer | #define SPR_PMC1 (0x3B9) |
1058 | 76a66253 | j_mayer | #define SPR_40x_SGR (0x3B9) |
1059 | 76a66253 | j_mayer | #define SPR_PMC2 (0x3BA) |
1060 | 76a66253 | j_mayer | #define SPR_40x_DCWR (0x3BA) |
1061 | 76a66253 | j_mayer | #define SPR_SIA (0x3BB) |
1062 | 76a66253 | j_mayer | #define SPR_405_SLER (0x3BB) |
1063 | 76a66253 | j_mayer | #define SPR_MMCR1 (0x3BC) |
1064 | 76a66253 | j_mayer | #define SPR_405_SU0R (0x3BC) |
1065 | 76a66253 | j_mayer | #define SPR_PMC3 (0x3BD) |
1066 | 76a66253 | j_mayer | #define SPR_405_DBCR1 (0x3BD) |
1067 | 76a66253 | j_mayer | #define SPR_PMC4 (0x3BE) |
1068 | 76a66253 | j_mayer | #define SPR_SDA (0x3BF) |
1069 | 76a66253 | j_mayer | #define SPR_403_VTBL (0x3CC) |
1070 | 76a66253 | j_mayer | #define SPR_403_VTBU (0x3CD) |
1071 | 76a66253 | j_mayer | #define SPR_DMISS (0x3D0) |
1072 | 76a66253 | j_mayer | #define SPR_DCMP (0x3D1) |
1073 | 76a66253 | j_mayer | #define SPR_HASH1 (0x3D2) |
1074 | 76a66253 | j_mayer | #define SPR_HASH2 (0x3D3) |
1075 | 76a66253 | j_mayer | #define SPR_4xx_ICDBDR (0x3D3) |
1076 | 76a66253 | j_mayer | #define SPR_IMISS (0x3D4) |
1077 | 76a66253 | j_mayer | #define SPR_40x_ESR (0x3D4) |
1078 | 76a66253 | j_mayer | #define SPR_ICMP (0x3D5) |
1079 | 76a66253 | j_mayer | #define SPR_40x_DEAR (0x3D5) |
1080 | 76a66253 | j_mayer | #define SPR_RPA (0x3D6) |
1081 | 76a66253 | j_mayer | #define SPR_40x_EVPR (0x3D6) |
1082 | 76a66253 | j_mayer | #define SPR_403_CDBCR (0x3D7) |
1083 | 76a66253 | j_mayer | #define SPR_TCR (0x3D8) |
1084 | 76a66253 | j_mayer | #define SPR_40x_TSR (0x3D8) |
1085 | 76a66253 | j_mayer | #define SPR_IBR (0x3DA) |
1086 | 76a66253 | j_mayer | #define SPR_40x_TCR (0x3DA) |
1087 | 76a66253 | j_mayer | #define SPR_ESASR (0x3DB) |
1088 | 76a66253 | j_mayer | #define SPR_40x_PIT (0x3DB) |
1089 | 76a66253 | j_mayer | #define SPR_403_TBL (0x3DC) |
1090 | 76a66253 | j_mayer | #define SPR_403_TBU (0x3DD) |
1091 | 76a66253 | j_mayer | #define SPR_SEBR (0x3DE) |
1092 | 76a66253 | j_mayer | #define SPR_40x_SRR2 (0x3DE) |
1093 | 76a66253 | j_mayer | #define SPR_SER (0x3DF) |
1094 | 76a66253 | j_mayer | #define SPR_40x_SRR3 (0x3DF) |
1095 | 76a66253 | j_mayer | #define SPR_HID0 (0x3F0) |
1096 | 76a66253 | j_mayer | #define SPR_40x_DBSR (0x3F0) |
1097 | 76a66253 | j_mayer | #define SPR_HID1 (0x3F1) |
1098 | 76a66253 | j_mayer | #define SPR_IABR (0x3F2) |
1099 | 76a66253 | j_mayer | #define SPR_40x_DBCR0 (0x3F2) |
1100 | 76a66253 | j_mayer | #define SPR_601_HID2 (0x3F2) |
1101 | 76a66253 | j_mayer | #define SPR_E500_L1CSR0 (0x3F2) |
1102 | 76a66253 | j_mayer | #define SPR_HID2 (0x3F3) |
1103 | 76a66253 | j_mayer | #define SPR_E500_L1CSR1 (0x3F3) |
1104 | 76a66253 | j_mayer | #define SPR_440_DBDR (0x3F3) |
1105 | 76a66253 | j_mayer | #define SPR_40x_IAC1 (0x3F4) |
1106 | 76a66253 | j_mayer | #define SPR_E500_MMUCSR0 (0x3F4) |
1107 | 76a66253 | j_mayer | #define SPR_DABR (0x3F5) |
1108 | 3fc6c082 | bellard | #define DABR_MASK (~(target_ulong)0x7) |
1109 | 76a66253 | j_mayer | #define SPR_E500_BUCSR (0x3F5) |
1110 | 76a66253 | j_mayer | #define SPR_40x_IAC2 (0x3F5) |
1111 | 76a66253 | j_mayer | #define SPR_601_HID5 (0x3F5) |
1112 | 76a66253 | j_mayer | #define SPR_40x_DAC1 (0x3F6) |
1113 | 76a66253 | j_mayer | #define SPR_40x_DAC2 (0x3F7) |
1114 | 76a66253 | j_mayer | #define SPR_E500_MMUCFG (0x3F7) |
1115 | 76a66253 | j_mayer | #define SPR_L2PM (0x3F8) |
1116 | 76a66253 | j_mayer | #define SPR_750_HID2 (0x3F8) |
1117 | 76a66253 | j_mayer | #define SPR_L2CR (0x3F9) |
1118 | 76a66253 | j_mayer | #define SPR_IABR2 (0x3FA) |
1119 | 76a66253 | j_mayer | #define SPR_40x_DCCR (0x3FA) |
1120 | 76a66253 | j_mayer | #define SPR_ICTC (0x3FB) |
1121 | 76a66253 | j_mayer | #define SPR_40x_ICCR (0x3FB) |
1122 | 76a66253 | j_mayer | #define SPR_THRM1 (0x3FC) |
1123 | 76a66253 | j_mayer | #define SPR_403_PBL1 (0x3FC) |
1124 | 76a66253 | j_mayer | #define SPR_SP (0x3FD) |
1125 | 76a66253 | j_mayer | #define SPR_THRM2 (0x3FD) |
1126 | 76a66253 | j_mayer | #define SPR_403_PBU1 (0x3FD) |
1127 | 76a66253 | j_mayer | #define SPR_LT (0x3FE) |
1128 | 76a66253 | j_mayer | #define SPR_THRM3 (0x3FE) |
1129 | 76a66253 | j_mayer | #define SPR_FPECR (0x3FE) |
1130 | 76a66253 | j_mayer | #define SPR_403_PBL2 (0x3FE) |
1131 | 76a66253 | j_mayer | #define SPR_PIR (0x3FF) |
1132 | 76a66253 | j_mayer | #define SPR_403_PBU2 (0x3FF) |
1133 | 76a66253 | j_mayer | #define SPR_601_HID15 (0x3FF) |
1134 | 76a66253 | j_mayer | #define SPR_E500_SVR (0x3FF) |
1135 | 79aceca5 | bellard | |
1136 | 76a66253 | j_mayer | /*****************************************************************************/
|
1137 | 9a64fbe4 | bellard | /* Memory access type :
|
1138 | 9a64fbe4 | bellard | * may be needed for precise access rights control and precise exceptions.
|
1139 | 9a64fbe4 | bellard | */
|
1140 | 79aceca5 | bellard | enum {
|
1141 | 9a64fbe4 | bellard | /* 1 bit to define user level / supervisor access */
|
1142 | 9a64fbe4 | bellard | ACCESS_USER = 0x00,
|
1143 | 9a64fbe4 | bellard | ACCESS_SUPER = 0x01,
|
1144 | 9a64fbe4 | bellard | /* Type of instruction that generated the access */
|
1145 | 9a64fbe4 | bellard | ACCESS_CODE = 0x10, /* Code fetch access */ |
1146 | 9a64fbe4 | bellard | ACCESS_INT = 0x20, /* Integer load/store access */ |
1147 | 9a64fbe4 | bellard | ACCESS_FLOAT = 0x30, /* floating point load/store access */ |
1148 | 9a64fbe4 | bellard | ACCESS_RES = 0x40, /* load/store with reservation */ |
1149 | 9a64fbe4 | bellard | ACCESS_EXT = 0x50, /* external access */ |
1150 | 9a64fbe4 | bellard | ACCESS_CACHE = 0x60, /* Cache manipulation */ |
1151 | 9a64fbe4 | bellard | }; |
1152 | 9a64fbe4 | bellard | |
1153 | 9a64fbe4 | bellard | /*****************************************************************************/
|
1154 | 9a64fbe4 | bellard | /* Exceptions */
|
1155 | 2be0071f | bellard | #define EXCP_NONE -1 |
1156 | 2be0071f | bellard | /* PowerPC hardware exceptions : exception vectors defined in PowerPC book 3 */
|
1157 | 2be0071f | bellard | #define EXCP_RESET 0x0100 /* System reset */ |
1158 | 2be0071f | bellard | #define EXCP_MACHINE_CHECK 0x0200 /* Machine check exception */ |
1159 | 2be0071f | bellard | #define EXCP_DSI 0x0300 /* Data storage exception */ |
1160 | 2be0071f | bellard | #define EXCP_DSEG 0x0380 /* Data segment exception */ |
1161 | 2be0071f | bellard | #define EXCP_ISI 0x0400 /* Instruction storage exception */ |
1162 | 2be0071f | bellard | #define EXCP_ISEG 0x0480 /* Instruction segment exception */ |
1163 | 2be0071f | bellard | #define EXCP_EXTERNAL 0x0500 /* External interruption */ |
1164 | 2be0071f | bellard | #define EXCP_ALIGN 0x0600 /* Alignment exception */ |
1165 | 2be0071f | bellard | #define EXCP_PROGRAM 0x0700 /* Program exception */ |
1166 | 2be0071f | bellard | #define EXCP_NO_FP 0x0800 /* Floating point unavailable exception */ |
1167 | 2be0071f | bellard | #define EXCP_DECR 0x0900 /* Decrementer exception */ |
1168 | 2be0071f | bellard | #define EXCP_HDECR 0x0980 /* Hypervisor decrementer exception */ |
1169 | 2be0071f | bellard | #define EXCP_SYSCALL 0x0C00 /* System call */ |
1170 | 2be0071f | bellard | #define EXCP_TRACE 0x0D00 /* Trace exception */ |
1171 | 2be0071f | bellard | #define EXCP_PERF 0x0F00 /* Performance monitor exception */ |
1172 | 2be0071f | bellard | /* Exceptions defined in PowerPC 32 bits programming environment manual */
|
1173 | 2be0071f | bellard | #define EXCP_FP_ASSIST 0x0E00 /* Floating-point assist */ |
1174 | 2be0071f | bellard | /* Implementation specific exceptions */
|
1175 | 2be0071f | bellard | /* 40x exceptions */
|
1176 | 2be0071f | bellard | #define EXCP_40x_PIT 0x1000 /* Programmable interval timer interrupt */ |
1177 | 2be0071f | bellard | #define EXCP_40x_FIT 0x1010 /* Fixed interval timer interrupt */ |
1178 | 2be0071f | bellard | #define EXCP_40x_WATCHDOG 0x1020 /* Watchdog timer exception */ |
1179 | 2be0071f | bellard | #define EXCP_40x_DTLBMISS 0x1100 /* Data TLB miss exception */ |
1180 | 2be0071f | bellard | #define EXCP_40x_ITLBMISS 0x1200 /* Instruction TLB miss exception */ |
1181 | 2be0071f | bellard | #define EXCP_40x_DEBUG 0x2000 /* Debug exception */ |
1182 | 2be0071f | bellard | /* 405 specific exceptions */
|
1183 | 2be0071f | bellard | #define EXCP_405_APU 0x0F20 /* APU unavailable exception */ |
1184 | 2be0071f | bellard | /* TLB assist exceptions (602/603) */
|
1185 | 2be0071f | bellard | #define EXCP_I_TLBMISS 0x1000 /* Instruction TLB miss */ |
1186 | 2be0071f | bellard | #define EXCP_DL_TLBMISS 0x1100 /* Data load TLB miss */ |
1187 | 2be0071f | bellard | #define EXCP_DS_TLBMISS 0x1200 /* Data store TLB miss */ |
1188 | 2be0071f | bellard | /* Breakpoint exceptions (602/603/604/620/740/745/750/755...) */
|
1189 | 2be0071f | bellard | #define EXCP_IABR 0x1300 /* Instruction address breakpoint */ |
1190 | 2be0071f | bellard | #define EXCP_SMI 0x1400 /* System management interrupt */ |
1191 | 2be0071f | bellard | /* Altivec related exceptions */
|
1192 | 2be0071f | bellard | #define EXCP_VPU 0x0F20 /* VPU unavailable exception */ |
1193 | 2be0071f | bellard | /* 601 specific exceptions */
|
1194 | 2be0071f | bellard | #define EXCP_601_IO 0x0600 /* IO error exception */ |
1195 | 2be0071f | bellard | #define EXCP_601_RUNM 0x2000 /* Run mode exception */ |
1196 | 2be0071f | bellard | /* 602 specific exceptions */
|
1197 | 2be0071f | bellard | #define EXCP_602_WATCHDOG 0x1500 /* Watchdog exception */ |
1198 | 2be0071f | bellard | #define EXCP_602_EMUL 0x1600 /* Emulation trap exception */ |
1199 | 2be0071f | bellard | /* G2 specific exceptions */
|
1200 | 2be0071f | bellard | #define EXCP_G2_CRIT 0x0A00 /* Critical interrupt */ |
1201 | 2be0071f | bellard | /* MPC740/745/750 & IBM 750 specific exceptions */
|
1202 | 2be0071f | bellard | #define EXCP_THRM 0x1700 /* Thermal management interrupt */ |
1203 | 2be0071f | bellard | /* 74xx specific exceptions */
|
1204 | 2be0071f | bellard | #define EXCP_74xx_VPUA 0x1600 /* VPU assist exception */ |
1205 | 2be0071f | bellard | /* 970FX specific exceptions */
|
1206 | 2be0071f | bellard | #define EXCP_970_SOFTP 0x1500 /* Soft patch exception */ |
1207 | 2be0071f | bellard | #define EXCP_970_MAINT 0x1600 /* Maintenance exception */ |
1208 | 2be0071f | bellard | #define EXCP_970_THRM 0x1800 /* Thermal exception */ |
1209 | 2be0071f | bellard | #define EXCP_970_VPUA 0x1700 /* VPU assist exception */ |
1210 | 0487d6a8 | j_mayer | /* SPE related exceptions */
|
1211 | 0487d6a8 | j_mayer | #define EXCP_NO_SPE 0x0F20 /* SPE unavailable exception */ |
1212 | 2be0071f | bellard | /* End of exception vectors area */
|
1213 | 2be0071f | bellard | #define EXCP_PPC_MAX 0x4000 |
1214 | 2be0071f | bellard | /* Qemu exceptions: special cases we want to stop translation */
|
1215 | 2be0071f | bellard | #define EXCP_MTMSR 0x11000 /* mtmsr instruction: */ |
1216 | 76a66253 | j_mayer | /* may change privilege level */
|
1217 | 2be0071f | bellard | #define EXCP_BRANCH 0x11001 /* branch instruction */ |
1218 | 2be0071f | bellard | #define EXCP_SYSCALL_USER 0x12000 /* System call in user mode only */ |
1219 | 2be0071f | bellard | #define EXCP_INTERRUPT_CRITICAL 0x13000 /* critical IRQ */ |
1220 | 2be0071f | bellard | |
1221 | 9a64fbe4 | bellard | /* Error codes */
|
1222 | 9a64fbe4 | bellard | enum {
|
1223 | 9a64fbe4 | bellard | /* Exception subtypes for EXCP_ALIGN */
|
1224 | 9a64fbe4 | bellard | EXCP_ALIGN_FP = 0x01, /* FP alignment exception */ |
1225 | 9a64fbe4 | bellard | EXCP_ALIGN_LST = 0x02, /* Unaligned mult/extern load/store */ |
1226 | 9a64fbe4 | bellard | EXCP_ALIGN_LE = 0x03, /* Multiple little-endian access */ |
1227 | 9a64fbe4 | bellard | EXCP_ALIGN_PROT = 0x04, /* Access cross protection boundary */ |
1228 | 9a64fbe4 | bellard | EXCP_ALIGN_BAT = 0x05, /* Access cross a BAT/seg boundary */ |
1229 | 9a64fbe4 | bellard | EXCP_ALIGN_CACHE = 0x06, /* Impossible dcbz access */ |
1230 | 9a64fbe4 | bellard | /* Exception subtypes for EXCP_PROGRAM */
|
1231 | 79aceca5 | bellard | /* FP exceptions */
|
1232 | 9a64fbe4 | bellard | EXCP_FP = 0x10,
|
1233 | 9a64fbe4 | bellard | EXCP_FP_OX = 0x01, /* FP overflow */ |
1234 | 9a64fbe4 | bellard | EXCP_FP_UX = 0x02, /* FP underflow */ |
1235 | 9a64fbe4 | bellard | EXCP_FP_ZX = 0x03, /* FP divide by zero */ |
1236 | 9a64fbe4 | bellard | EXCP_FP_XX = 0x04, /* FP inexact */ |
1237 | 9a64fbe4 | bellard | EXCP_FP_VXNAN = 0x05, /* FP invalid SNaN op */ |
1238 | 9a64fbe4 | bellard | EXCP_FP_VXISI = 0x06, /* FP invalid infinite substraction */ |
1239 | 9a64fbe4 | bellard | EXCP_FP_VXIDI = 0x07, /* FP invalid infinite divide */ |
1240 | 9a64fbe4 | bellard | EXCP_FP_VXZDZ = 0x08, /* FP invalid zero divide */ |
1241 | 9a64fbe4 | bellard | EXCP_FP_VXIMZ = 0x09, /* FP invalid infinite * zero */ |
1242 | 9a64fbe4 | bellard | EXCP_FP_VXVC = 0x0A, /* FP invalid compare */ |
1243 | 9a64fbe4 | bellard | EXCP_FP_VXSOFT = 0x0B, /* FP invalid operation */ |
1244 | 9a64fbe4 | bellard | EXCP_FP_VXSQRT = 0x0C, /* FP invalid square root */ |
1245 | 9a64fbe4 | bellard | EXCP_FP_VXCVI = 0x0D, /* FP invalid integer conversion */ |
1246 | 79aceca5 | bellard | /* Invalid instruction */
|
1247 | 9a64fbe4 | bellard | EXCP_INVAL = 0x20,
|
1248 | 9a64fbe4 | bellard | EXCP_INVAL_INVAL = 0x01, /* Invalid instruction */ |
1249 | 9a64fbe4 | bellard | EXCP_INVAL_LSWX = 0x02, /* Invalid lswx instruction */ |
1250 | 9a64fbe4 | bellard | EXCP_INVAL_SPR = 0x03, /* Invalid SPR access */ |
1251 | 9a64fbe4 | bellard | EXCP_INVAL_FP = 0x04, /* Unimplemented mandatory fp instr */ |
1252 | 79aceca5 | bellard | /* Privileged instruction */
|
1253 | 9a64fbe4 | bellard | EXCP_PRIV = 0x30,
|
1254 | 9a64fbe4 | bellard | EXCP_PRIV_OPC = 0x01,
|
1255 | 9a64fbe4 | bellard | EXCP_PRIV_REG = 0x02,
|
1256 | 79aceca5 | bellard | /* Trap */
|
1257 | 9a64fbe4 | bellard | EXCP_TRAP = 0x40,
|
1258 | 79aceca5 | bellard | }; |
1259 | 79aceca5 | bellard | |
1260 | 9a64fbe4 | bellard | /*****************************************************************************/
|
1261 | 9a64fbe4 | bellard | |
1262 | 79aceca5 | bellard | #endif /* !defined (__CPU_PPC_H__) */ |