Revision 5d8a4f8f tcg/i386/tcg-target.h
| b/tcg/i386/tcg-target.h | ||
|---|---|---|
| 23 | 23 |
*/ |
| 24 | 24 |
#define TCG_TARGET_I386 1 |
| 25 | 25 |
|
| 26 |
#define TCG_TARGET_REG_BITS 32 |
|
| 26 |
#if defined(__x86_64__) |
|
| 27 |
# define TCG_TARGET_REG_BITS 64 |
|
| 28 |
#else |
|
| 29 |
# define TCG_TARGET_REG_BITS 32 |
|
| 30 |
#endif |
|
| 27 | 31 |
//#define TCG_TARGET_WORDS_BIGENDIAN |
| 28 | 32 |
|
| 29 |
#define TCG_TARGET_NB_REGS 8 |
|
| 33 |
#if TCG_TARGET_REG_BITS == 64 |
|
| 34 |
# define TCG_TARGET_NB_REGS 16 |
|
| 35 |
#else |
|
| 36 |
# define TCG_TARGET_NB_REGS 8 |
|
| 37 |
#endif |
|
| 30 | 38 |
|
| 31 | 39 |
enum {
|
| 32 | 40 |
TCG_REG_EAX = 0, |
| ... | ... | |
| 37 | 45 |
TCG_REG_EBP, |
| 38 | 46 |
TCG_REG_ESI, |
| 39 | 47 |
TCG_REG_EDI, |
| 48 |
|
|
| 49 |
/* 64-bit registers; always define the symbols to avoid |
|
| 50 |
too much if-deffing. */ |
|
| 51 |
TCG_REG_R8, |
|
| 52 |
TCG_REG_R9, |
|
| 53 |
TCG_REG_R10, |
|
| 54 |
TCG_REG_R11, |
|
| 55 |
TCG_REG_R12, |
|
| 56 |
TCG_REG_R13, |
|
| 57 |
TCG_REG_R14, |
|
| 58 |
TCG_REG_R15, |
|
| 59 |
TCG_REG_RAX = TCG_REG_EAX, |
|
| 60 |
TCG_REG_RCX = TCG_REG_ECX, |
|
| 61 |
TCG_REG_RDX = TCG_REG_EDX, |
|
| 62 |
TCG_REG_RBX = TCG_REG_EBX, |
|
| 63 |
TCG_REG_RSP = TCG_REG_ESP, |
|
| 64 |
TCG_REG_RBP = TCG_REG_EBP, |
|
| 65 |
TCG_REG_RSI = TCG_REG_ESI, |
|
| 66 |
TCG_REG_RDI = TCG_REG_EDI, |
|
| 40 | 67 |
}; |
| 41 | 68 |
|
| 69 |
#define TCG_CT_CONST_S32 0x100 |
|
| 70 |
#define TCG_CT_CONST_U32 0x200 |
|
| 71 |
|
|
| 42 | 72 |
/* used for function call generation */ |
| 43 | 73 |
#define TCG_REG_CALL_STACK TCG_REG_ESP |
| 44 | 74 |
#define TCG_TARGET_STACK_ALIGN 16 |
| ... | ... | |
| 61 | 91 |
// #define TCG_TARGET_HAS_nand_i32 |
| 62 | 92 |
// #define TCG_TARGET_HAS_nor_i32 |
| 63 | 93 |
|
| 94 |
#if TCG_TARGET_REG_BITS == 64 |
|
| 95 |
#define TCG_TARGET_HAS_div2_i64 |
|
| 96 |
#define TCG_TARGET_HAS_rot_i64 |
|
| 97 |
#define TCG_TARGET_HAS_ext8s_i64 |
|
| 98 |
#define TCG_TARGET_HAS_ext16s_i64 |
|
| 99 |
#define TCG_TARGET_HAS_ext32s_i64 |
|
| 100 |
#define TCG_TARGET_HAS_ext8u_i64 |
|
| 101 |
#define TCG_TARGET_HAS_ext16u_i64 |
|
| 102 |
#define TCG_TARGET_HAS_ext32u_i64 |
|
| 103 |
#define TCG_TARGET_HAS_bswap16_i64 |
|
| 104 |
#define TCG_TARGET_HAS_bswap32_i64 |
|
| 105 |
#define TCG_TARGET_HAS_bswap64_i64 |
|
| 106 |
#define TCG_TARGET_HAS_neg_i64 |
|
| 107 |
#define TCG_TARGET_HAS_not_i64 |
|
| 108 |
// #define TCG_TARGET_HAS_andc_i64 |
|
| 109 |
// #define TCG_TARGET_HAS_orc_i64 |
|
| 110 |
// #define TCG_TARGET_HAS_eqv_i64 |
|
| 111 |
// #define TCG_TARGET_HAS_nand_i64 |
|
| 112 |
// #define TCG_TARGET_HAS_nor_i64 |
|
| 113 |
#endif |
|
| 114 |
|
|
| 64 | 115 |
#define TCG_TARGET_HAS_GUEST_BASE |
| 65 | 116 |
|
| 66 | 117 |
/* Note: must be synced with dyngen-exec.h */ |
| 67 |
#define TCG_AREG0 TCG_REG_EBP |
|
| 118 |
#if TCG_TARGET_REG_BITS == 64 |
|
| 119 |
# define TCG_AREG0 TCG_REG_R14 |
|
| 120 |
#else |
|
| 121 |
# define TCG_AREG0 TCG_REG_EBP |
|
| 122 |
#endif |
|
| 68 | 123 |
|
| 69 | 124 |
static inline void flush_icache_range(unsigned long start, unsigned long stop) |
| 70 | 125 |
{
|
Also available in: Unified diff