root / hw / serial.c @ 5fafdf24
History | View | Annotate | Download (12.6 kB)
1 | 80cabfad | bellard | /*
|
---|---|---|---|
2 | 80cabfad | bellard | * QEMU 16450 UART emulation
|
3 | 5fafdf24 | ths | *
|
4 | 80cabfad | bellard | * Copyright (c) 2003-2004 Fabrice Bellard
|
5 | 5fafdf24 | ths | *
|
6 | 80cabfad | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 80cabfad | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | 80cabfad | bellard | * in the Software without restriction, including without limitation the rights
|
9 | 80cabfad | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 80cabfad | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | 80cabfad | bellard | * furnished to do so, subject to the following conditions:
|
12 | 80cabfad | bellard | *
|
13 | 80cabfad | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | 80cabfad | bellard | * all copies or substantial portions of the Software.
|
15 | 80cabfad | bellard | *
|
16 | 80cabfad | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 80cabfad | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 80cabfad | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 80cabfad | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 80cabfad | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 80cabfad | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 80cabfad | bellard | * THE SOFTWARE.
|
23 | 80cabfad | bellard | */
|
24 | 80cabfad | bellard | #include "vl.h" |
25 | 80cabfad | bellard | |
26 | 80cabfad | bellard | //#define DEBUG_SERIAL
|
27 | 80cabfad | bellard | |
28 | 80cabfad | bellard | #define UART_LCR_DLAB 0x80 /* Divisor latch access bit */ |
29 | 80cabfad | bellard | |
30 | 80cabfad | bellard | #define UART_IER_MSI 0x08 /* Enable Modem status interrupt */ |
31 | 80cabfad | bellard | #define UART_IER_RLSI 0x04 /* Enable receiver line status interrupt */ |
32 | 80cabfad | bellard | #define UART_IER_THRI 0x02 /* Enable Transmitter holding register int. */ |
33 | 80cabfad | bellard | #define UART_IER_RDI 0x01 /* Enable receiver data interrupt */ |
34 | 80cabfad | bellard | |
35 | 80cabfad | bellard | #define UART_IIR_NO_INT 0x01 /* No interrupts pending */ |
36 | 80cabfad | bellard | #define UART_IIR_ID 0x06 /* Mask for the interrupt ID */ |
37 | 80cabfad | bellard | |
38 | 80cabfad | bellard | #define UART_IIR_MSI 0x00 /* Modem status interrupt */ |
39 | 80cabfad | bellard | #define UART_IIR_THRI 0x02 /* Transmitter holding register empty */ |
40 | 80cabfad | bellard | #define UART_IIR_RDI 0x04 /* Receiver data interrupt */ |
41 | 80cabfad | bellard | #define UART_IIR_RLSI 0x06 /* Receiver line status interrupt */ |
42 | 80cabfad | bellard | |
43 | 80cabfad | bellard | /*
|
44 | 80cabfad | bellard | * These are the definitions for the Modem Control Register
|
45 | 80cabfad | bellard | */
|
46 | 80cabfad | bellard | #define UART_MCR_LOOP 0x10 /* Enable loopback test mode */ |
47 | 80cabfad | bellard | #define UART_MCR_OUT2 0x08 /* Out2 complement */ |
48 | 80cabfad | bellard | #define UART_MCR_OUT1 0x04 /* Out1 complement */ |
49 | 80cabfad | bellard | #define UART_MCR_RTS 0x02 /* RTS complement */ |
50 | 80cabfad | bellard | #define UART_MCR_DTR 0x01 /* DTR complement */ |
51 | 80cabfad | bellard | |
52 | 80cabfad | bellard | /*
|
53 | 80cabfad | bellard | * These are the definitions for the Modem Status Register
|
54 | 80cabfad | bellard | */
|
55 | 80cabfad | bellard | #define UART_MSR_DCD 0x80 /* Data Carrier Detect */ |
56 | 80cabfad | bellard | #define UART_MSR_RI 0x40 /* Ring Indicator */ |
57 | 80cabfad | bellard | #define UART_MSR_DSR 0x20 /* Data Set Ready */ |
58 | 80cabfad | bellard | #define UART_MSR_CTS 0x10 /* Clear to Send */ |
59 | 80cabfad | bellard | #define UART_MSR_DDCD 0x08 /* Delta DCD */ |
60 | 80cabfad | bellard | #define UART_MSR_TERI 0x04 /* Trailing edge ring indicator */ |
61 | 80cabfad | bellard | #define UART_MSR_DDSR 0x02 /* Delta DSR */ |
62 | 80cabfad | bellard | #define UART_MSR_DCTS 0x01 /* Delta CTS */ |
63 | 80cabfad | bellard | #define UART_MSR_ANY_DELTA 0x0F /* Any of the delta bits! */ |
64 | 80cabfad | bellard | |
65 | 80cabfad | bellard | #define UART_LSR_TEMT 0x40 /* Transmitter empty */ |
66 | 80cabfad | bellard | #define UART_LSR_THRE 0x20 /* Transmit-hold-register empty */ |
67 | 80cabfad | bellard | #define UART_LSR_BI 0x10 /* Break interrupt indicator */ |
68 | 80cabfad | bellard | #define UART_LSR_FE 0x08 /* Frame error indicator */ |
69 | 80cabfad | bellard | #define UART_LSR_PE 0x04 /* Parity error indicator */ |
70 | 80cabfad | bellard | #define UART_LSR_OE 0x02 /* Overrun error indicator */ |
71 | 80cabfad | bellard | #define UART_LSR_DR 0x01 /* Receiver data ready */ |
72 | 80cabfad | bellard | |
73 | b41a2cd1 | bellard | struct SerialState {
|
74 | 508d92d0 | bellard | uint16_t divider; |
75 | 80cabfad | bellard | uint8_t rbr; /* receive register */
|
76 | 80cabfad | bellard | uint8_t ier; |
77 | 80cabfad | bellard | uint8_t iir; /* read only */
|
78 | 80cabfad | bellard | uint8_t lcr; |
79 | 80cabfad | bellard | uint8_t mcr; |
80 | 80cabfad | bellard | uint8_t lsr; /* read only */
|
81 | 3e749fe1 | bellard | uint8_t msr; /* read only */
|
82 | 80cabfad | bellard | uint8_t scr; |
83 | 80cabfad | bellard | /* NOTE: this hidden state is necessary for tx irq generation as
|
84 | 80cabfad | bellard | it can be reset while reading iir */
|
85 | 80cabfad | bellard | int thr_ipending;
|
86 | d537cf6c | pbrook | qemu_irq irq; |
87 | 82c643ff | bellard | CharDriverState *chr; |
88 | f8d179e3 | bellard | int last_break_enable;
|
89 | 71db710f | blueswir1 | target_phys_addr_t base; |
90 | e5d13e2f | bellard | int it_shift;
|
91 | b41a2cd1 | bellard | }; |
92 | 80cabfad | bellard | |
93 | b41a2cd1 | bellard | static void serial_update_irq(SerialState *s) |
94 | 80cabfad | bellard | { |
95 | 80cabfad | bellard | if ((s->lsr & UART_LSR_DR) && (s->ier & UART_IER_RDI)) {
|
96 | 80cabfad | bellard | s->iir = UART_IIR_RDI; |
97 | 80cabfad | bellard | } else if (s->thr_ipending && (s->ier & UART_IER_THRI)) { |
98 | 80cabfad | bellard | s->iir = UART_IIR_THRI; |
99 | 80cabfad | bellard | } else {
|
100 | 80cabfad | bellard | s->iir = UART_IIR_NO_INT; |
101 | 80cabfad | bellard | } |
102 | 80cabfad | bellard | if (s->iir != UART_IIR_NO_INT) {
|
103 | d537cf6c | pbrook | qemu_irq_raise(s->irq); |
104 | 80cabfad | bellard | } else {
|
105 | d537cf6c | pbrook | qemu_irq_lower(s->irq); |
106 | 80cabfad | bellard | } |
107 | 80cabfad | bellard | } |
108 | 80cabfad | bellard | |
109 | f8d179e3 | bellard | static void serial_update_parameters(SerialState *s) |
110 | f8d179e3 | bellard | { |
111 | f8d179e3 | bellard | int speed, parity, data_bits, stop_bits;
|
112 | 2122c51a | bellard | QEMUSerialSetParams ssp; |
113 | f8d179e3 | bellard | |
114 | f8d179e3 | bellard | if (s->lcr & 0x08) { |
115 | f8d179e3 | bellard | if (s->lcr & 0x10) |
116 | f8d179e3 | bellard | parity = 'E';
|
117 | f8d179e3 | bellard | else
|
118 | f8d179e3 | bellard | parity = 'O';
|
119 | f8d179e3 | bellard | } else {
|
120 | f8d179e3 | bellard | parity = 'N';
|
121 | f8d179e3 | bellard | } |
122 | 5fafdf24 | ths | if (s->lcr & 0x04) |
123 | f8d179e3 | bellard | stop_bits = 2;
|
124 | f8d179e3 | bellard | else
|
125 | f8d179e3 | bellard | stop_bits = 1;
|
126 | f8d179e3 | bellard | data_bits = (s->lcr & 0x03) + 5; |
127 | f8d179e3 | bellard | if (s->divider == 0) |
128 | f8d179e3 | bellard | return;
|
129 | f8d179e3 | bellard | speed = 115200 / s->divider;
|
130 | 2122c51a | bellard | ssp.speed = speed; |
131 | 2122c51a | bellard | ssp.parity = parity; |
132 | 2122c51a | bellard | ssp.data_bits = data_bits; |
133 | 2122c51a | bellard | ssp.stop_bits = stop_bits; |
134 | 2122c51a | bellard | qemu_chr_ioctl(s->chr, CHR_IOCTL_SERIAL_SET_PARAMS, &ssp); |
135 | 2122c51a | bellard | #if 0
|
136 | 5fafdf24 | ths | printf("speed=%d parity=%c data=%d stop=%d\n",
|
137 | f8d179e3 | bellard | speed, parity, data_bits, stop_bits);
|
138 | f8d179e3 | bellard | #endif
|
139 | f8d179e3 | bellard | } |
140 | f8d179e3 | bellard | |
141 | b41a2cd1 | bellard | static void serial_ioport_write(void *opaque, uint32_t addr, uint32_t val) |
142 | 80cabfad | bellard | { |
143 | b41a2cd1 | bellard | SerialState *s = opaque; |
144 | 80cabfad | bellard | unsigned char ch; |
145 | 5fafdf24 | ths | |
146 | 80cabfad | bellard | addr &= 7;
|
147 | 80cabfad | bellard | #ifdef DEBUG_SERIAL
|
148 | 80cabfad | bellard | printf("serial: write addr=0x%02x val=0x%02x\n", addr, val);
|
149 | 80cabfad | bellard | #endif
|
150 | 80cabfad | bellard | switch(addr) {
|
151 | 80cabfad | bellard | default:
|
152 | 80cabfad | bellard | case 0: |
153 | 80cabfad | bellard | if (s->lcr & UART_LCR_DLAB) {
|
154 | 80cabfad | bellard | s->divider = (s->divider & 0xff00) | val;
|
155 | f8d179e3 | bellard | serial_update_parameters(s); |
156 | 80cabfad | bellard | } else {
|
157 | 80cabfad | bellard | s->thr_ipending = 0;
|
158 | 80cabfad | bellard | s->lsr &= ~UART_LSR_THRE; |
159 | b41a2cd1 | bellard | serial_update_irq(s); |
160 | 82c643ff | bellard | ch = val; |
161 | 82c643ff | bellard | qemu_chr_write(s->chr, &ch, 1);
|
162 | 80cabfad | bellard | s->thr_ipending = 1;
|
163 | 80cabfad | bellard | s->lsr |= UART_LSR_THRE; |
164 | 80cabfad | bellard | s->lsr |= UART_LSR_TEMT; |
165 | b41a2cd1 | bellard | serial_update_irq(s); |
166 | 80cabfad | bellard | } |
167 | 80cabfad | bellard | break;
|
168 | 80cabfad | bellard | case 1: |
169 | 80cabfad | bellard | if (s->lcr & UART_LCR_DLAB) {
|
170 | 80cabfad | bellard | s->divider = (s->divider & 0x00ff) | (val << 8); |
171 | f8d179e3 | bellard | serial_update_parameters(s); |
172 | 80cabfad | bellard | } else {
|
173 | 60e336db | bellard | s->ier = val & 0x0f;
|
174 | 60e336db | bellard | if (s->lsr & UART_LSR_THRE) {
|
175 | 60e336db | bellard | s->thr_ipending = 1;
|
176 | 60e336db | bellard | } |
177 | b41a2cd1 | bellard | serial_update_irq(s); |
178 | 80cabfad | bellard | } |
179 | 80cabfad | bellard | break;
|
180 | 80cabfad | bellard | case 2: |
181 | 80cabfad | bellard | break;
|
182 | 80cabfad | bellard | case 3: |
183 | f8d179e3 | bellard | { |
184 | f8d179e3 | bellard | int break_enable;
|
185 | f8d179e3 | bellard | s->lcr = val; |
186 | f8d179e3 | bellard | serial_update_parameters(s); |
187 | f8d179e3 | bellard | break_enable = (val >> 6) & 1; |
188 | f8d179e3 | bellard | if (break_enable != s->last_break_enable) {
|
189 | f8d179e3 | bellard | s->last_break_enable = break_enable; |
190 | 5fafdf24 | ths | qemu_chr_ioctl(s->chr, CHR_IOCTL_SERIAL_SET_BREAK, |
191 | 2122c51a | bellard | &break_enable); |
192 | f8d179e3 | bellard | } |
193 | f8d179e3 | bellard | } |
194 | 80cabfad | bellard | break;
|
195 | 80cabfad | bellard | case 4: |
196 | 60e336db | bellard | s->mcr = val & 0x1f;
|
197 | 80cabfad | bellard | break;
|
198 | 80cabfad | bellard | case 5: |
199 | 80cabfad | bellard | break;
|
200 | 80cabfad | bellard | case 6: |
201 | 80cabfad | bellard | break;
|
202 | 80cabfad | bellard | case 7: |
203 | 80cabfad | bellard | s->scr = val; |
204 | 80cabfad | bellard | break;
|
205 | 80cabfad | bellard | } |
206 | 80cabfad | bellard | } |
207 | 80cabfad | bellard | |
208 | b41a2cd1 | bellard | static uint32_t serial_ioport_read(void *opaque, uint32_t addr) |
209 | 80cabfad | bellard | { |
210 | b41a2cd1 | bellard | SerialState *s = opaque; |
211 | 80cabfad | bellard | uint32_t ret; |
212 | 80cabfad | bellard | |
213 | 80cabfad | bellard | addr &= 7;
|
214 | 80cabfad | bellard | switch(addr) {
|
215 | 80cabfad | bellard | default:
|
216 | 80cabfad | bellard | case 0: |
217 | 80cabfad | bellard | if (s->lcr & UART_LCR_DLAB) {
|
218 | 5fafdf24 | ths | ret = s->divider & 0xff;
|
219 | 80cabfad | bellard | } else {
|
220 | 80cabfad | bellard | ret = s->rbr; |
221 | 80cabfad | bellard | s->lsr &= ~(UART_LSR_DR | UART_LSR_BI); |
222 | b41a2cd1 | bellard | serial_update_irq(s); |
223 | 80cabfad | bellard | } |
224 | 80cabfad | bellard | break;
|
225 | 80cabfad | bellard | case 1: |
226 | 80cabfad | bellard | if (s->lcr & UART_LCR_DLAB) {
|
227 | 80cabfad | bellard | ret = (s->divider >> 8) & 0xff; |
228 | 80cabfad | bellard | } else {
|
229 | 80cabfad | bellard | ret = s->ier; |
230 | 80cabfad | bellard | } |
231 | 80cabfad | bellard | break;
|
232 | 80cabfad | bellard | case 2: |
233 | 80cabfad | bellard | ret = s->iir; |
234 | 80cabfad | bellard | /* reset THR pending bit */
|
235 | 80cabfad | bellard | if ((ret & 0x7) == UART_IIR_THRI) |
236 | 80cabfad | bellard | s->thr_ipending = 0;
|
237 | b41a2cd1 | bellard | serial_update_irq(s); |
238 | 80cabfad | bellard | break;
|
239 | 80cabfad | bellard | case 3: |
240 | 80cabfad | bellard | ret = s->lcr; |
241 | 80cabfad | bellard | break;
|
242 | 80cabfad | bellard | case 4: |
243 | 80cabfad | bellard | ret = s->mcr; |
244 | 80cabfad | bellard | break;
|
245 | 80cabfad | bellard | case 5: |
246 | 80cabfad | bellard | ret = s->lsr; |
247 | 80cabfad | bellard | break;
|
248 | 80cabfad | bellard | case 6: |
249 | 80cabfad | bellard | if (s->mcr & UART_MCR_LOOP) {
|
250 | 80cabfad | bellard | /* in loopback, the modem output pins are connected to the
|
251 | 80cabfad | bellard | inputs */
|
252 | 80cabfad | bellard | ret = (s->mcr & 0x0c) << 4; |
253 | 80cabfad | bellard | ret |= (s->mcr & 0x02) << 3; |
254 | 80cabfad | bellard | ret |= (s->mcr & 0x01) << 5; |
255 | 80cabfad | bellard | } else {
|
256 | 80cabfad | bellard | ret = s->msr; |
257 | 80cabfad | bellard | } |
258 | 80cabfad | bellard | break;
|
259 | 80cabfad | bellard | case 7: |
260 | 80cabfad | bellard | ret = s->scr; |
261 | 80cabfad | bellard | break;
|
262 | 80cabfad | bellard | } |
263 | 80cabfad | bellard | #ifdef DEBUG_SERIAL
|
264 | 80cabfad | bellard | printf("serial: read addr=0x%02x val=0x%02x\n", addr, ret);
|
265 | 80cabfad | bellard | #endif
|
266 | 80cabfad | bellard | return ret;
|
267 | 80cabfad | bellard | } |
268 | 80cabfad | bellard | |
269 | 82c643ff | bellard | static int serial_can_receive(SerialState *s) |
270 | 80cabfad | bellard | { |
271 | 80cabfad | bellard | return !(s->lsr & UART_LSR_DR);
|
272 | 80cabfad | bellard | } |
273 | 80cabfad | bellard | |
274 | 82c643ff | bellard | static void serial_receive_byte(SerialState *s, int ch) |
275 | 80cabfad | bellard | { |
276 | 80cabfad | bellard | s->rbr = ch; |
277 | 80cabfad | bellard | s->lsr |= UART_LSR_DR; |
278 | b41a2cd1 | bellard | serial_update_irq(s); |
279 | 80cabfad | bellard | } |
280 | 80cabfad | bellard | |
281 | 82c643ff | bellard | static void serial_receive_break(SerialState *s) |
282 | 80cabfad | bellard | { |
283 | 80cabfad | bellard | s->rbr = 0;
|
284 | 80cabfad | bellard | s->lsr |= UART_LSR_BI | UART_LSR_DR; |
285 | b41a2cd1 | bellard | serial_update_irq(s); |
286 | 80cabfad | bellard | } |
287 | 80cabfad | bellard | |
288 | b41a2cd1 | bellard | static int serial_can_receive1(void *opaque) |
289 | 80cabfad | bellard | { |
290 | b41a2cd1 | bellard | SerialState *s = opaque; |
291 | b41a2cd1 | bellard | return serial_can_receive(s);
|
292 | b41a2cd1 | bellard | } |
293 | b41a2cd1 | bellard | |
294 | b41a2cd1 | bellard | static void serial_receive1(void *opaque, const uint8_t *buf, int size) |
295 | b41a2cd1 | bellard | { |
296 | b41a2cd1 | bellard | SerialState *s = opaque; |
297 | b41a2cd1 | bellard | serial_receive_byte(s, buf[0]);
|
298 | b41a2cd1 | bellard | } |
299 | 80cabfad | bellard | |
300 | 82c643ff | bellard | static void serial_event(void *opaque, int event) |
301 | 82c643ff | bellard | { |
302 | 82c643ff | bellard | SerialState *s = opaque; |
303 | 82c643ff | bellard | if (event == CHR_EVENT_BREAK)
|
304 | 82c643ff | bellard | serial_receive_break(s); |
305 | 82c643ff | bellard | } |
306 | 82c643ff | bellard | |
307 | 8738a8d0 | bellard | static void serial_save(QEMUFile *f, void *opaque) |
308 | 8738a8d0 | bellard | { |
309 | 8738a8d0 | bellard | SerialState *s = opaque; |
310 | 8738a8d0 | bellard | |
311 | 508d92d0 | bellard | qemu_put_be16s(f,&s->divider); |
312 | 8738a8d0 | bellard | qemu_put_8s(f,&s->rbr); |
313 | 8738a8d0 | bellard | qemu_put_8s(f,&s->ier); |
314 | 8738a8d0 | bellard | qemu_put_8s(f,&s->iir); |
315 | 8738a8d0 | bellard | qemu_put_8s(f,&s->lcr); |
316 | 8738a8d0 | bellard | qemu_put_8s(f,&s->mcr); |
317 | 8738a8d0 | bellard | qemu_put_8s(f,&s->lsr); |
318 | 8738a8d0 | bellard | qemu_put_8s(f,&s->msr); |
319 | 8738a8d0 | bellard | qemu_put_8s(f,&s->scr); |
320 | 8738a8d0 | bellard | } |
321 | 8738a8d0 | bellard | |
322 | 8738a8d0 | bellard | static int serial_load(QEMUFile *f, void *opaque, int version_id) |
323 | 8738a8d0 | bellard | { |
324 | 8738a8d0 | bellard | SerialState *s = opaque; |
325 | 8738a8d0 | bellard | |
326 | 508d92d0 | bellard | if(version_id > 2) |
327 | 8738a8d0 | bellard | return -EINVAL;
|
328 | 8738a8d0 | bellard | |
329 | 508d92d0 | bellard | if (version_id >= 2) |
330 | 508d92d0 | bellard | qemu_get_be16s(f, &s->divider); |
331 | 508d92d0 | bellard | else
|
332 | 508d92d0 | bellard | s->divider = qemu_get_byte(f); |
333 | 8738a8d0 | bellard | qemu_get_8s(f,&s->rbr); |
334 | 8738a8d0 | bellard | qemu_get_8s(f,&s->ier); |
335 | 8738a8d0 | bellard | qemu_get_8s(f,&s->iir); |
336 | 8738a8d0 | bellard | qemu_get_8s(f,&s->lcr); |
337 | 8738a8d0 | bellard | qemu_get_8s(f,&s->mcr); |
338 | 8738a8d0 | bellard | qemu_get_8s(f,&s->lsr); |
339 | 8738a8d0 | bellard | qemu_get_8s(f,&s->msr); |
340 | 8738a8d0 | bellard | qemu_get_8s(f,&s->scr); |
341 | 8738a8d0 | bellard | |
342 | 8738a8d0 | bellard | return 0; |
343 | 8738a8d0 | bellard | } |
344 | 8738a8d0 | bellard | |
345 | b41a2cd1 | bellard | /* If fd is zero, it means that the serial device uses the console */
|
346 | d537cf6c | pbrook | SerialState *serial_init(int base, qemu_irq irq, CharDriverState *chr)
|
347 | b41a2cd1 | bellard | { |
348 | b41a2cd1 | bellard | SerialState *s; |
349 | b41a2cd1 | bellard | |
350 | b41a2cd1 | bellard | s = qemu_mallocz(sizeof(SerialState));
|
351 | b41a2cd1 | bellard | if (!s)
|
352 | b41a2cd1 | bellard | return NULL; |
353 | 80cabfad | bellard | s->irq = irq; |
354 | 80cabfad | bellard | s->lsr = UART_LSR_TEMT | UART_LSR_THRE; |
355 | 80cabfad | bellard | s->iir = UART_IIR_NO_INT; |
356 | 3e749fe1 | bellard | s->msr = UART_MSR_DCD | UART_MSR_DSR | UART_MSR_CTS; |
357 | b41a2cd1 | bellard | |
358 | 508d92d0 | bellard | register_savevm("serial", base, 2, serial_save, serial_load, s); |
359 | 8738a8d0 | bellard | |
360 | b41a2cd1 | bellard | register_ioport_write(base, 8, 1, serial_ioport_write, s); |
361 | b41a2cd1 | bellard | register_ioport_read(base, 8, 1, serial_ioport_read, s); |
362 | 82c643ff | bellard | s->chr = chr; |
363 | e5b0bc44 | pbrook | qemu_chr_add_handlers(chr, serial_can_receive1, serial_receive1, |
364 | e5b0bc44 | pbrook | serial_event, s); |
365 | b41a2cd1 | bellard | return s;
|
366 | 80cabfad | bellard | } |
367 | e5d13e2f | bellard | |
368 | e5d13e2f | bellard | /* Memory mapped interface */
|
369 | a4bc3afc | ths | uint32_t serial_mm_readb (void *opaque, target_phys_addr_t addr)
|
370 | e5d13e2f | bellard | { |
371 | e5d13e2f | bellard | SerialState *s = opaque; |
372 | e5d13e2f | bellard | |
373 | e5d13e2f | bellard | return serial_ioport_read(s, (addr - s->base) >> s->it_shift) & 0xFF; |
374 | e5d13e2f | bellard | } |
375 | e5d13e2f | bellard | |
376 | a4bc3afc | ths | void serial_mm_writeb (void *opaque, |
377 | a4bc3afc | ths | target_phys_addr_t addr, uint32_t value) |
378 | e5d13e2f | bellard | { |
379 | e5d13e2f | bellard | SerialState *s = opaque; |
380 | e5d13e2f | bellard | |
381 | e5d13e2f | bellard | serial_ioport_write(s, (addr - s->base) >> s->it_shift, value & 0xFF);
|
382 | e5d13e2f | bellard | } |
383 | e5d13e2f | bellard | |
384 | a4bc3afc | ths | uint32_t serial_mm_readw (void *opaque, target_phys_addr_t addr)
|
385 | e5d13e2f | bellard | { |
386 | e5d13e2f | bellard | SerialState *s = opaque; |
387 | e918ee04 | ths | uint32_t val; |
388 | e5d13e2f | bellard | |
389 | e918ee04 | ths | val = serial_ioport_read(s, (addr - s->base) >> s->it_shift) & 0xFFFF;
|
390 | e918ee04 | ths | #ifdef TARGET_WORDS_BIGENDIAN
|
391 | e918ee04 | ths | val = bswap16(val); |
392 | e918ee04 | ths | #endif
|
393 | e918ee04 | ths | return val;
|
394 | e5d13e2f | bellard | } |
395 | e5d13e2f | bellard | |
396 | a4bc3afc | ths | void serial_mm_writew (void *opaque, |
397 | a4bc3afc | ths | target_phys_addr_t addr, uint32_t value) |
398 | e5d13e2f | bellard | { |
399 | e5d13e2f | bellard | SerialState *s = opaque; |
400 | e918ee04 | ths | #ifdef TARGET_WORDS_BIGENDIAN
|
401 | e918ee04 | ths | value = bswap16(value); |
402 | e918ee04 | ths | #endif
|
403 | e5d13e2f | bellard | serial_ioport_write(s, (addr - s->base) >> s->it_shift, value & 0xFFFF);
|
404 | e5d13e2f | bellard | } |
405 | e5d13e2f | bellard | |
406 | a4bc3afc | ths | uint32_t serial_mm_readl (void *opaque, target_phys_addr_t addr)
|
407 | e5d13e2f | bellard | { |
408 | e5d13e2f | bellard | SerialState *s = opaque; |
409 | e918ee04 | ths | uint32_t val; |
410 | e5d13e2f | bellard | |
411 | e918ee04 | ths | val = serial_ioport_read(s, (addr - s->base) >> s->it_shift); |
412 | e918ee04 | ths | #ifdef TARGET_WORDS_BIGENDIAN
|
413 | e918ee04 | ths | val = bswap32(val); |
414 | e918ee04 | ths | #endif
|
415 | e918ee04 | ths | return val;
|
416 | e5d13e2f | bellard | } |
417 | e5d13e2f | bellard | |
418 | a4bc3afc | ths | void serial_mm_writel (void *opaque, |
419 | a4bc3afc | ths | target_phys_addr_t addr, uint32_t value) |
420 | e5d13e2f | bellard | { |
421 | e5d13e2f | bellard | SerialState *s = opaque; |
422 | e918ee04 | ths | #ifdef TARGET_WORDS_BIGENDIAN
|
423 | e918ee04 | ths | value = bswap32(value); |
424 | e918ee04 | ths | #endif
|
425 | e5d13e2f | bellard | serial_ioport_write(s, (addr - s->base) >> s->it_shift, value); |
426 | e5d13e2f | bellard | } |
427 | e5d13e2f | bellard | |
428 | e5d13e2f | bellard | static CPUReadMemoryFunc *serial_mm_read[] = {
|
429 | e5d13e2f | bellard | &serial_mm_readb, |
430 | e5d13e2f | bellard | &serial_mm_readw, |
431 | e5d13e2f | bellard | &serial_mm_readl, |
432 | e5d13e2f | bellard | }; |
433 | e5d13e2f | bellard | |
434 | e5d13e2f | bellard | static CPUWriteMemoryFunc *serial_mm_write[] = {
|
435 | e5d13e2f | bellard | &serial_mm_writeb, |
436 | e5d13e2f | bellard | &serial_mm_writew, |
437 | e5d13e2f | bellard | &serial_mm_writel, |
438 | e5d13e2f | bellard | }; |
439 | e5d13e2f | bellard | |
440 | 71db710f | blueswir1 | SerialState *serial_mm_init (target_phys_addr_t base, int it_shift,
|
441 | d537cf6c | pbrook | qemu_irq irq, CharDriverState *chr, |
442 | a4bc3afc | ths | int ioregister)
|
443 | e5d13e2f | bellard | { |
444 | e5d13e2f | bellard | SerialState *s; |
445 | e5d13e2f | bellard | int s_io_memory;
|
446 | e5d13e2f | bellard | |
447 | e5d13e2f | bellard | s = qemu_mallocz(sizeof(SerialState));
|
448 | e5d13e2f | bellard | if (!s)
|
449 | e5d13e2f | bellard | return NULL; |
450 | e5d13e2f | bellard | s->irq = irq; |
451 | e5d13e2f | bellard | s->lsr = UART_LSR_TEMT | UART_LSR_THRE; |
452 | e5d13e2f | bellard | s->iir = UART_IIR_NO_INT; |
453 | 3e749fe1 | bellard | s->msr = UART_MSR_DCD | UART_MSR_DSR | UART_MSR_CTS; |
454 | e5d13e2f | bellard | s->base = base; |
455 | e5d13e2f | bellard | s->it_shift = it_shift; |
456 | e5d13e2f | bellard | |
457 | 508d92d0 | bellard | register_savevm("serial", base, 2, serial_save, serial_load, s); |
458 | e5d13e2f | bellard | |
459 | a4bc3afc | ths | if (ioregister) {
|
460 | a4bc3afc | ths | s_io_memory = cpu_register_io_memory(0, serial_mm_read,
|
461 | a4bc3afc | ths | serial_mm_write, s); |
462 | a4bc3afc | ths | cpu_register_physical_memory(base, 8 << it_shift, s_io_memory);
|
463 | a4bc3afc | ths | } |
464 | e5d13e2f | bellard | s->chr = chr; |
465 | e5b0bc44 | pbrook | qemu_chr_add_handlers(chr, serial_can_receive1, serial_receive1, |
466 | e5b0bc44 | pbrook | serial_event, s); |
467 | e5d13e2f | bellard | return s;
|
468 | e5d13e2f | bellard | } |