Statistics
| Branch: | Revision:

root / target-arm / exec.h @ 5fafdf24

History | View | Annotate | Download (2.6 kB)

1 2c0262af bellard
/*
2 2c0262af bellard
 *  ARM execution defines
3 5fafdf24 ths
 *
4 2c0262af bellard
 *  Copyright (c) 2003 Fabrice Bellard
5 2c0262af bellard
 *
6 2c0262af bellard
 * This library is free software; you can redistribute it and/or
7 2c0262af bellard
 * modify it under the terms of the GNU Lesser General Public
8 2c0262af bellard
 * License as published by the Free Software Foundation; either
9 2c0262af bellard
 * version 2 of the License, or (at your option) any later version.
10 2c0262af bellard
 *
11 2c0262af bellard
 * This library is distributed in the hope that it will be useful,
12 2c0262af bellard
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 2c0262af bellard
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14 2c0262af bellard
 * Lesser General Public License for more details.
15 2c0262af bellard
 *
16 2c0262af bellard
 * You should have received a copy of the GNU Lesser General Public
17 2c0262af bellard
 * License along with this library; if not, write to the Free Software
18 2c0262af bellard
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19 2c0262af bellard
 */
20 8294eba1 ths
#include "config.h"
21 2c0262af bellard
#include "dyngen-exec.h"
22 2c0262af bellard
23 2c0262af bellard
register struct CPUARMState *env asm(AREG0);
24 2c0262af bellard
register uint32_t T0 asm(AREG1);
25 2c0262af bellard
register uint32_t T1 asm(AREG2);
26 2c0262af bellard
register uint32_t T2 asm(AREG3);
27 2c0262af bellard
28 b7bcbe95 bellard
/* TODO: Put these in FP regs on targets that have such things.  */
29 b7bcbe95 bellard
/* It is ok for FT0s and FT0d to overlap.  Likewise FT1s and FT1d.  */
30 b7bcbe95 bellard
#define FT0s env->vfp.tmp0s
31 b7bcbe95 bellard
#define FT1s env->vfp.tmp1s
32 b7bcbe95 bellard
#define FT0d env->vfp.tmp0d
33 b7bcbe95 bellard
#define FT1d env->vfp.tmp1d
34 b7bcbe95 bellard
35 18c9b560 balrog
#define M0   env->iwmmxt.val
36 18c9b560 balrog
37 2c0262af bellard
#include "cpu.h"
38 2c0262af bellard
#include "exec-all.h"
39 2c0262af bellard
40 0d1a29f9 bellard
static inline void env_to_regs(void)
41 0d1a29f9 bellard
{
42 0d1a29f9 bellard
}
43 0d1a29f9 bellard
44 0d1a29f9 bellard
static inline void regs_to_env(void)
45 0d1a29f9 bellard
{
46 0d1a29f9 bellard
}
47 b8a9e8f1 bellard
48 b8a9e8f1 bellard
int cpu_arm_handle_mmu_fault (CPUState *env, target_ulong address, int rw,
49 b8a9e8f1 bellard
                              int is_user, int is_softmmu);
50 b7bcbe95 bellard
51 bfed01fc ths
static inline int cpu_halted(CPUState *env) {
52 bfed01fc ths
    if (!env->halted)
53 bfed01fc ths
        return 0;
54 bfed01fc ths
    /* An interrupt wakes the CPU even if the I and F CPSR bits are
55 bfed01fc ths
       set.  We use EXITTB to silently wake CPU without causing an
56 bfed01fc ths
       actual interrupt.  */
57 bfed01fc ths
    if (env->interrupt_request &
58 bfed01fc ths
        (CPU_INTERRUPT_FIQ | CPU_INTERRUPT_HARD | CPU_INTERRUPT_EXITTB)) {
59 bfed01fc ths
        env->halted = 0;
60 bfed01fc ths
        return 0;
61 bfed01fc ths
    }
62 bfed01fc ths
    return EXCP_HALTED;
63 bfed01fc ths
}
64 bfed01fc ths
65 b5ff1b31 bellard
#if !defined(CONFIG_USER_ONLY)
66 b5ff1b31 bellard
#include "softmmu_exec.h"
67 b5ff1b31 bellard
#endif
68 b5ff1b31 bellard
69 b7bcbe95 bellard
/* In op_helper.c */
70 b7bcbe95 bellard
71 b7bcbe95 bellard
void cpu_lock(void);
72 b7bcbe95 bellard
void cpu_unlock(void);
73 c1713132 balrog
void helper_set_cp(CPUState *, uint32_t, uint32_t);
74 c1713132 balrog
uint32_t helper_get_cp(CPUState *, uint32_t);
75 b5ff1b31 bellard
void helper_set_cp15(CPUState *, uint32_t, uint32_t);
76 b5ff1b31 bellard
uint32_t helper_get_cp15(CPUState *, uint32_t);
77 b5ff1b31 bellard
78 b7bcbe95 bellard
void cpu_loop_exit(void);
79 b7bcbe95 bellard
80 b7bcbe95 bellard
void raise_exception(int);
81 b7bcbe95 bellard
82 b7bcbe95 bellard
void do_vfp_abss(void);
83 b7bcbe95 bellard
void do_vfp_absd(void);
84 b7bcbe95 bellard
void do_vfp_negs(void);
85 b7bcbe95 bellard
void do_vfp_negd(void);
86 b7bcbe95 bellard
void do_vfp_sqrts(void);
87 b7bcbe95 bellard
void do_vfp_sqrtd(void);
88 b7bcbe95 bellard
void do_vfp_cmps(void);
89 b7bcbe95 bellard
void do_vfp_cmpd(void);
90 b7bcbe95 bellard
void do_vfp_cmpes(void);
91 b7bcbe95 bellard
void do_vfp_cmped(void);
92 b7bcbe95 bellard
void do_vfp_set_fpscr(void);
93 b7bcbe95 bellard
void do_vfp_get_fpscr(void);