Revision 5fafdf24 hw/nand.c

b/hw/nand.c
323 323
 *
324 324
 * CE, WP and R/B are active low.
325 325
 */
326
void nand_setpins(struct nand_flash_s *s, 
326
void nand_setpins(struct nand_flash_s *s,
327 327
                int cle, int ale, int ce, int wp, int gnd)
328 328
{
329 329
    s->cle = cle;
......
416 416
uint8_t nand_getio(struct nand_flash_s *s)
417 417
{
418 418
    int offset;
419
 
419

  
420 420
    /* Allow sequential reading */
421 421
    if (!s->iolen && s->cmd == NAND_CMD_READ0) {
422 422
        offset = (s->addr & ((1 << s->addr_shift) - 1)) + s->offset;

Also available in: Unified diff