Revision 5fafdf24 hw/pflash_cfi02.c

b/hw/pflash_cfi02.c
1 1
/*
2 2
 *  CFI parallel flash with AMD command set emulation
3
 * 
3
 *
4 4
 *  Copyright (c) 2005 Jocelyn Mayer
5 5
 *
6 6
 * This library is free software; you can redistribute it and/or
......
185 185
}
186 186

  
187 187
/* update flash content on disk */
188
static void pflash_update(pflash_t *pfl, int offset, 
188
static void pflash_update(pflash_t *pfl, int offset,
189 189
                          int size)
190 190
{
191 191
    int offset_end;
......
194 194
        /* round to sectors */
195 195
        offset = offset >> 9;
196 196
        offset_end = (offset_end + 511) >> 9;
197
        bdrv_write(pfl->bs, offset, pfl->storage + (offset << 9), 
197
        bdrv_write(pfl->bs, offset, pfl->storage + (offset << 9),
198 198
                   offset_end - offset);
199 199
    }
200 200
}
......
222 222
        offset -= (uint32_t)(long)pfl->storage;
223 223
    else
224 224
        offset -= pfl->base;
225
        
225
       
226 226
    DPRINTF("%s: offset " TARGET_FMT_lx " %08x %d\n", __func__,
227 227
            offset, value, width);
228 228
    /* Set the device in I/O access mode */
......
369 369
            pfl->status = 0x00;
370 370
            pflash_update(pfl, 0, pfl->total_len);
371 371
            /* Let's wait 5 seconds before chip erase is done */
372
            qemu_mod_timer(pfl->timer, 
372
            qemu_mod_timer(pfl->timer,
373 373
                           qemu_get_clock(vm_clock) + (ticks_per_sec * 5));
374 374
            break;
375 375
        case 0x30:
......
382 382
            pflash_update(pfl, offset, pfl->sector_len);
383 383
            pfl->status = 0x00;
384 384
            /* Let's wait 1/2 second before sector erase is done */
385
            qemu_mod_timer(pfl->timer, 
385
            qemu_mod_timer(pfl->timer,
386 386
                           qemu_get_clock(vm_clock) + (ticks_per_sec / 2));
387 387
            break;
388 388
        default:
......
524 524
pflash_t *pflash_register (target_phys_addr_t base, ram_addr_t off,
525 525
                           BlockDriverState *bs,
526 526
                           uint32_t sector_len, int nb_blocs, int width,
527
                           uint16_t id0, uint16_t id1, 
527
                           uint16_t id0, uint16_t id1,
528 528
                           uint16_t id2, uint16_t id3)
529 529
{
530 530
    pflash_t *pfl;

Also available in: Unified diff