Archipelago » qemu

/**

 * QEMU RTL8139 emulation

 * Copyright (c) 2006 Igor Kovalenko

 * Permission is hereby granted, free of charge, to any person obtaining a copy

 * of this software and associated documentation files (the "Software"), to deal

 * in the Software without restriction, including without limitation the rights

 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,

 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN

 * THE SOFTWARE.

 * Modifications:

 *  2006-Jan-28  Mark Malakanov :   TSAD and CSCR implementation (for Windows driver)

 *  2006-Apr-28  Juergen Lock   :   EEPROM emulation changes for FreeBSD driver

 *                                  HW revision ID changes for FreeBSD driver

 *  2006-Jul-01  Igor Kovalenko :   Implemented loopback mode for FreeBSD driver

 *                                  Corrected packet transfer reassembly routine for 8139C+ mode

 *                                  Rearranged debugging print statements

    CSCR_LinkDownCmd = 0x0f3c0,

*/

enum CSCRBits {

    CSCR_LD  = 1<<9,  /* Active low TPI link disable signal. When low, TPI still transmits link pulses and TPI stays in good link state. def 1*/

    CSCR_HEART_BIT = 1<<8,  /* 1 = HEART BEAT enable, 0 = HEART BEAT disable. HEART BEAT function is only valid in 10Mbps mode. def 1*/

    CSCR_JBEN = 1<<7,  /* 1 = enable jabber function. 0 = disable jabber function, def 1*/

    CSCR_F_Connect  = 1<<5,  /* Assertion of this bit forces the disconnect function to be bypassed. def 0*/

    CSCR_Con_status = 1<<3, /* This bit indicates the status of the connection. 1 = valid connected link detected; 0 = disconnected link detected. RO def 0*/

    CSCR_Con_status_En = 1<<2, /* Assertion of this bit configures LED1 pin to indicate connection status. def 0*/

    uint32_t packet_header = 0;

    uint8_t buf1[60];

        { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff };

    DEBUG_PRINT((">>> RTL8139: received len=%d\n", size));

            ++s->tally_counters.RxOkMul;

        } else if (s->phys[0] == buf[0] &&

                   s->phys[5] == buf[5]) {

            /* match */

            if (!(s->RxConfig & AcceptMyPhys))

    s->Config3 = 0x1; /* fast back-to-back compatible */

    s->Config5 = 0x0;

    s->CpCmd   = 0x0; /* reset C+ mode */

         |((s->TxStatus[2] & TxUnderrun)?TSAD_TUN2:0)

         |((s->TxStatus[1] & TxUnderrun)?TSAD_TUN1:0)

         |((s->TxStatus[0] & TxUnderrun)?TSAD_TUN0:0)

         |((s->TxStatus[3] & TxAborted )?TSAD_TABT3:0)

         |((s->TxStatus[2] & TxAborted )?TSAD_TABT2:0)

         |((s->TxStatus[1] & TxAborted )?TSAD_TABT1:0)

         |((s->TxStatus[0] & TxAborted )?TSAD_TABT0:0)

         |((s->TxStatus[3] & TxHostOwns )?TSAD_OWN3:0)

         |((s->TxStatus[2] & TxHostOwns )?TSAD_OWN2:0)

         |((s->TxStatus[1] & TxHostOwns )?TSAD_OWN1:0)

         |((s->TxStatus[0] & TxHostOwns )?TSAD_OWN0:0) ;

    DEBUG_PRINT(("RTL8139: TSAD read val=0x%04x\n", ret));

    RTL8139State rtl8139;

} PCIRTL8139State;

                       uint32_t addr, uint32_t size, int type)

{

    PCIRTL8139State *d = (PCIRTL8139State *)pci_dev;

    cpu_register_physical_memory(addr + 0, 0x100, s->rtl8139_mmio_io_addr);

}

                       uint32_t addr, uint32_t size, int type)

{

    PCIRTL8139State *d = (PCIRTL8139State *)pci_dev;

static inline int64_t rtl8139_get_next_tctr_time(RTL8139State *s, int64_t current_time)

{

        muldiv64(1, ticks_per_sec, PCI_FREQUENCY);

    if (next_time <= current_time)

        next_time = current_time + 1;

        rtl8139_update_irq(s);

    }

        rtl8139_get_next_tctr_time(s,curr_time));

}

#endif /* RTL8139_ONBOARD_TIMER */

    PCIRTL8139State *d;

    RTL8139State *s;

    uint8_t *pci_conf;

    d = (PCIRTL8139State *)pci_register_device(bus,

                                              "RTL8139", sizeof(PCIRTL8139State),

                                              NULL, NULL);

    pci_conf = d->dev.config;

    pci_conf[0x00] = 0xec; /* Realtek 8139 */

    s->rtl8139_mmio_io_addr =

    cpu_register_io_memory(0, rtl8139_mmio_read, rtl8139_mmio_write, s);

                           PCI_ADDRESS_SPACE_IO,  rtl8139_ioport_map);

                           PCI_ADDRESS_SPACE_MEM, rtl8139_mmio_map);

    s->pci_dev = (PCIDevice *)d;

    s->cplus_txbuffer = NULL;

    s->cplus_txbuffer_len = 0;

    s->cplus_txbuffer_offset = 0;

    /* XXX: instance number ? */

    register_savevm("rtl8139", 0, 3, rtl8139_save, rtl8139_load, s);

#if RTL8139_ONBOARD_TIMER

    s->timer = qemu_new_timer(vm_clock, rtl8139_timer, s);

        rtl8139_get_next_tctr_time(s,qemu_get_clock(vm_clock)));

#endif /* RTL8139_ONBOARD_TIMER */

}