Revision 5fafdf24 hw/slavio_intctl.c
b/hw/slavio_intctl.c | ||
---|---|---|
1 | 1 |
/* |
2 | 2 |
* QEMU Sparc SLAVIO interrupt controller emulation |
3 |
*
|
|
3 |
* |
|
4 | 4 |
* Copyright (c) 2003-2005 Fabrice Bellard |
5 |
*
|
|
5 |
* |
|
6 | 6 |
* Permission is hereby granted, free of charge, to any person obtaining a copy |
7 | 7 |
* of this software and associated documentation files (the "Software"), to deal |
8 | 8 |
* in the Software without restriction, including without limitation the rights |
... | ... | |
40 | 40 |
* http://www.ibiblio.org/pub/historic-linux/early-ports/Sparc/NCR/NCR89C105.txt |
41 | 41 |
* |
42 | 42 |
* There is a system master controller and one for each cpu. |
43 |
*
|
|
43 |
* |
|
44 | 44 |
*/ |
45 | 45 |
|
46 | 46 |
#define MAX_CPUS 16 |
... | ... | |
308 | 308 |
{ |
309 | 309 |
SLAVIO_INTCTLState *s = opaque; |
310 | 310 |
int i; |
311 |
|
|
311 |
|
|
312 | 312 |
for (i = 0; i < MAX_CPUS; i++) { |
313 | 313 |
qemu_put_be32s(f, &s->intreg_pending[i]); |
314 | 314 |
} |
Also available in: Unified diff