Revision 5fafdf24 target-arm/nwfpe/fpsr.h

b/target-arm/nwfpe/fpsr.h
30 30 
	EXCEPTION TRAP ENABLE BYTE
31 31 
	SYSTEM CONTROL BYTE
32 32 
	CUMULATIVE EXCEPTION FLAGS BYTE
33
33 

  		





  34
  34
  
    
The FPCR is a 32 bit register consisting of bit flags.


  		





  35
  35
  
    
*/


  		





  36
  36
  
    

  		





  ......




  43
  43
  
    

  		





  44
  44
  
    
#define MASK_SYSID		0xff000000


  		





  45
  45
  
    
#define BIT_HARDWARE		0x80000000


  		





  46
  
  
    
#define FP_EMULATOR		0x01000000	/* System ID for emulator */ 


  		





  
  46
  
    
#define FP_EMULATOR		0x01000000	/* System ID for emulator */


  		





  47
  47
  
    
#define FP_ACCELERATOR		0x81000000	/* System ID for FPA11 */


  		





  48
  48
  
    

  		





  49
  49
  
    
/* EXCEPTION TRAP ENABLE BYTE


  		












Also available in:
  Unified diff