root / hw / pc.h @ 60a14ad3
History | View | Annotate | Download (5.7 kB)
1 |
#ifndef HW_PC_H
|
---|---|
2 |
#define HW_PC_H
|
3 |
|
4 |
#include "qemu-common.h" |
5 |
#include "ioport.h" |
6 |
#include "isa.h" |
7 |
#include "fdc.h" |
8 |
|
9 |
/* PC-style peripherals (also used by other machines). */
|
10 |
|
11 |
/* serial.c */
|
12 |
|
13 |
SerialState *serial_init(int base, qemu_irq irq, int baudbase, |
14 |
CharDriverState *chr); |
15 |
SerialState *serial_mm_init (target_phys_addr_t base, int it_shift,
|
16 |
qemu_irq irq, int baudbase,
|
17 |
CharDriverState *chr, int ioregister,
|
18 |
int be);
|
19 |
SerialState *serial_isa_init(int index, CharDriverState *chr);
|
20 |
void serial_set_frequency(SerialState *s, uint32_t frequency);
|
21 |
|
22 |
/* parallel.c */
|
23 |
static inline bool parallel_init(int index, CharDriverState *chr) |
24 |
{ |
25 |
ISADevice *dev; |
26 |
|
27 |
dev = isa_try_create("isa-parallel");
|
28 |
if (!dev) {
|
29 |
return false; |
30 |
} |
31 |
qdev_prop_set_uint32(&dev->qdev, "index", index);
|
32 |
qdev_prop_set_chr(&dev->qdev, "chardev", chr);
|
33 |
if (qdev_init(&dev->qdev) < 0) { |
34 |
return false; |
35 |
} |
36 |
return true; |
37 |
} |
38 |
|
39 |
bool parallel_mm_init(target_phys_addr_t base, int it_shift, qemu_irq irq, |
40 |
CharDriverState *chr); |
41 |
|
42 |
/* i8259.c */
|
43 |
|
44 |
typedef struct PicState2 PicState2; |
45 |
extern PicState2 *isa_pic;
|
46 |
void pic_set_irq(int irq, int level); |
47 |
void pic_set_irq_new(void *opaque, int irq, int level); |
48 |
qemu_irq *i8259_init(qemu_irq parent_irq); |
49 |
int pic_read_irq(PicState2 *s);
|
50 |
void pic_update_irq(PicState2 *s);
|
51 |
uint32_t pic_intack_read(PicState2 *s); |
52 |
void pic_info(Monitor *mon);
|
53 |
void irq_info(Monitor *mon);
|
54 |
|
55 |
/* ISA */
|
56 |
#define IOAPIC_NUM_PINS 0x18 |
57 |
|
58 |
typedef struct isa_irq_state { |
59 |
qemu_irq *i8259; |
60 |
qemu_irq ioapic[IOAPIC_NUM_PINS]; |
61 |
} IsaIrqState; |
62 |
|
63 |
void isa_irq_handler(void *opaque, int n, int level); |
64 |
|
65 |
/* i8254.c */
|
66 |
|
67 |
#define PIT_FREQ 1193182 |
68 |
|
69 |
typedef struct PITState PITState; |
70 |
|
71 |
PITState *pit_init(int base, qemu_irq irq);
|
72 |
void pit_set_gate(PITState *pit, int channel, int val); |
73 |
int pit_get_gate(PITState *pit, int channel); |
74 |
int pit_get_initial_count(PITState *pit, int channel); |
75 |
int pit_get_mode(PITState *pit, int channel); |
76 |
int pit_get_out(PITState *pit, int channel, int64_t current_time); |
77 |
|
78 |
void hpet_pit_disable(void); |
79 |
void hpet_pit_enable(void); |
80 |
|
81 |
/* vmport.c */
|
82 |
static inline void vmport_init(void) |
83 |
{ |
84 |
isa_create_simple("vmport");
|
85 |
} |
86 |
void vmport_register(unsigned char command, IOPortReadFunc *func, void *opaque); |
87 |
void vmmouse_get_data(uint32_t *data);
|
88 |
void vmmouse_set_data(const uint32_t *data); |
89 |
|
90 |
/* pckbd.c */
|
91 |
|
92 |
void i8042_init(qemu_irq kbd_irq, qemu_irq mouse_irq, uint32_t io_base);
|
93 |
void i8042_mm_init(qemu_irq kbd_irq, qemu_irq mouse_irq,
|
94 |
target_phys_addr_t base, ram_addr_t size, |
95 |
target_phys_addr_t mask); |
96 |
void i8042_isa_mouse_fake_event(void *opaque); |
97 |
void i8042_setup_a20_line(ISADevice *dev, qemu_irq *a20_out);
|
98 |
|
99 |
/* pc.c */
|
100 |
extern int fd_bootchk; |
101 |
|
102 |
void pc_register_ferr_irq(qemu_irq irq);
|
103 |
void pc_cmos_set_s3_resume(void *opaque, int irq, int level); |
104 |
void pc_acpi_smi_interrupt(void *opaque, int irq, int level); |
105 |
|
106 |
void pc_cpus_init(const char *cpu_model); |
107 |
void pc_memory_init(ram_addr_t ram_size,
|
108 |
const char *kernel_filename, |
109 |
const char *kernel_cmdline, |
110 |
const char *initrd_filename, |
111 |
ram_addr_t *below_4g_mem_size_p, |
112 |
ram_addr_t *above_4g_mem_size_p); |
113 |
qemu_irq *pc_allocate_cpu_irq(void);
|
114 |
void pc_vga_init(PCIBus *pci_bus);
|
115 |
void pc_basic_device_init(qemu_irq *isa_irq,
|
116 |
FDCtrl **floppy_controller, |
117 |
ISADevice **rtc_state); |
118 |
void pc_init_ne2k_isa(NICInfo *nd);
|
119 |
void pc_cmos_init(ram_addr_t ram_size, ram_addr_t above_4g_mem_size,
|
120 |
const char *boot_device, |
121 |
BusState *ide0, BusState *ide1, |
122 |
FDCtrl *floppy_controller, ISADevice *s); |
123 |
void pc_pci_device_init(PCIBus *pci_bus);
|
124 |
|
125 |
typedef void (*cpu_set_smm_t)(int smm, void *arg); |
126 |
void cpu_smm_register(cpu_set_smm_t callback, void *arg); |
127 |
|
128 |
/* acpi.c */
|
129 |
extern int acpi_enabled; |
130 |
extern char *acpi_tables; |
131 |
extern size_t acpi_tables_len;
|
132 |
|
133 |
void acpi_bios_init(void); |
134 |
int acpi_table_add(const char *table_desc); |
135 |
|
136 |
/* acpi_piix.c */
|
137 |
|
138 |
i2c_bus *piix4_pm_init(PCIBus *bus, int devfn, uint32_t smb_io_base,
|
139 |
qemu_irq sci_irq, qemu_irq cmos_s3, qemu_irq smi_irq, |
140 |
int kvm_enabled);
|
141 |
void piix4_smbus_register_device(SMBusDevice *dev, uint8_t addr);
|
142 |
|
143 |
/* hpet.c */
|
144 |
extern int no_hpet; |
145 |
|
146 |
/* pcspk.c */
|
147 |
void pcspk_init(PITState *);
|
148 |
int pcspk_audio_init(qemu_irq *pic);
|
149 |
|
150 |
/* piix_pci.c */
|
151 |
struct PCII440FXState;
|
152 |
typedef struct PCII440FXState PCII440FXState; |
153 |
|
154 |
PCIBus *i440fx_init(PCII440FXState **pi440fx_state, int *piix_devfn, qemu_irq *pic, ram_addr_t ram_size);
|
155 |
void i440fx_init_memory_mappings(PCII440FXState *d);
|
156 |
|
157 |
/* piix4.c */
|
158 |
extern PCIDevice *piix4_dev;
|
159 |
int piix4_init(PCIBus *bus, int devfn); |
160 |
|
161 |
/* vga.c */
|
162 |
enum vga_retrace_method {
|
163 |
VGA_RETRACE_DUMB, |
164 |
VGA_RETRACE_PRECISE |
165 |
}; |
166 |
|
167 |
extern enum vga_retrace_method vga_retrace_method; |
168 |
|
169 |
int isa_vga_init(void); |
170 |
int pci_vga_init(PCIBus *bus);
|
171 |
int isa_vga_mm_init(target_phys_addr_t vram_base,
|
172 |
target_phys_addr_t ctrl_base, int it_shift);
|
173 |
|
174 |
/* cirrus_vga.c */
|
175 |
void pci_cirrus_vga_init(PCIBus *bus);
|
176 |
void isa_cirrus_vga_init(void); |
177 |
|
178 |
/* ne2000.c */
|
179 |
static inline void isa_ne2000_init(int base, int irq, NICInfo *nd) |
180 |
{ |
181 |
ISADevice *dev; |
182 |
|
183 |
qemu_check_nic_model(nd, "ne2k_isa");
|
184 |
|
185 |
dev = isa_create("ne2k_isa");
|
186 |
qdev_prop_set_uint32(&dev->qdev, "iobase", base);
|
187 |
qdev_prop_set_uint32(&dev->qdev, "irq", irq);
|
188 |
qdev_set_nic_properties(&dev->qdev, nd); |
189 |
qdev_init_nofail(&dev->qdev); |
190 |
} |
191 |
|
192 |
/* e820 types */
|
193 |
#define E820_RAM 1 |
194 |
#define E820_RESERVED 2 |
195 |
#define E820_ACPI 3 |
196 |
#define E820_NVS 4 |
197 |
#define E820_UNUSABLE 5 |
198 |
|
199 |
int e820_add_entry(uint64_t, uint64_t, uint32_t);
|
200 |
|
201 |
#endif
|