Statistics
| Branch: | Revision:

root / tcg / i386 / tcg-target.c @ 623e265c

History | View | Annotate | Download (33.1 kB)

1 c896fe29 bellard
/*
2 c896fe29 bellard
 * Tiny Code Generator for QEMU
3 c896fe29 bellard
 *
4 c896fe29 bellard
 * Copyright (c) 2008 Fabrice Bellard
5 c896fe29 bellard
 *
6 c896fe29 bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 c896fe29 bellard
 * of this software and associated documentation files (the "Software"), to deal
8 c896fe29 bellard
 * in the Software without restriction, including without limitation the rights
9 c896fe29 bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 c896fe29 bellard
 * copies of the Software, and to permit persons to whom the Software is
11 c896fe29 bellard
 * furnished to do so, subject to the following conditions:
12 c896fe29 bellard
 *
13 c896fe29 bellard
 * The above copyright notice and this permission notice shall be included in
14 c896fe29 bellard
 * all copies or substantial portions of the Software.
15 c896fe29 bellard
 *
16 c896fe29 bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 c896fe29 bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 c896fe29 bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 c896fe29 bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 c896fe29 bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 c896fe29 bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 c896fe29 bellard
 * THE SOFTWARE.
23 c896fe29 bellard
 */
24 c896fe29 bellard
const char *tcg_target_reg_names[TCG_TARGET_NB_REGS] = {
25 c896fe29 bellard
    "%eax",
26 c896fe29 bellard
    "%ecx",
27 c896fe29 bellard
    "%edx",
28 c896fe29 bellard
    "%ebx",
29 c896fe29 bellard
    "%esp",
30 c896fe29 bellard
    "%ebp",
31 c896fe29 bellard
    "%esi",
32 c896fe29 bellard
    "%edi",
33 c896fe29 bellard
};
34 c896fe29 bellard
35 c896fe29 bellard
int tcg_target_reg_alloc_order[TCG_TARGET_NB_REGS] = {
36 c896fe29 bellard
    TCG_REG_EAX,
37 c896fe29 bellard
    TCG_REG_EDX,
38 c896fe29 bellard
    TCG_REG_ECX,
39 c896fe29 bellard
    TCG_REG_EBX,
40 c896fe29 bellard
    TCG_REG_ESI,
41 c896fe29 bellard
    TCG_REG_EDI,
42 c896fe29 bellard
    TCG_REG_EBP,
43 c896fe29 bellard
    TCG_REG_ESP,
44 c896fe29 bellard
};
45 c896fe29 bellard
46 c896fe29 bellard
const int tcg_target_call_iarg_regs[3] = { TCG_REG_EAX, TCG_REG_EDX, TCG_REG_ECX };
47 c896fe29 bellard
const int tcg_target_call_oarg_regs[2] = { TCG_REG_EAX, TCG_REG_EDX };
48 c896fe29 bellard
49 c896fe29 bellard
static void patch_reloc(uint8_t *code_ptr, int type, 
50 c896fe29 bellard
                        tcg_target_long value)
51 c896fe29 bellard
{
52 c896fe29 bellard
    switch(type) {
53 c896fe29 bellard
    case R_386_32:
54 c896fe29 bellard
        *(uint32_t *)code_ptr = value;
55 c896fe29 bellard
        break;
56 c896fe29 bellard
    case R_386_PC32:
57 c896fe29 bellard
        *(uint32_t *)code_ptr = value - (long)code_ptr;
58 c896fe29 bellard
        break;
59 c896fe29 bellard
    default:
60 c896fe29 bellard
        tcg_abort();
61 c896fe29 bellard
    }
62 c896fe29 bellard
}
63 c896fe29 bellard
64 c896fe29 bellard
/* maximum number of register used for input function arguments */
65 c896fe29 bellard
static inline int tcg_target_get_call_iarg_regs_count(int flags)
66 c896fe29 bellard
{
67 c896fe29 bellard
    flags &= TCG_CALL_TYPE_MASK;
68 c896fe29 bellard
    switch(flags) {
69 c896fe29 bellard
    case TCG_CALL_TYPE_STD:
70 c896fe29 bellard
        return 0;
71 c896fe29 bellard
    case TCG_CALL_TYPE_REGPARM_1:
72 c896fe29 bellard
    case TCG_CALL_TYPE_REGPARM_2:
73 c896fe29 bellard
    case TCG_CALL_TYPE_REGPARM:
74 c896fe29 bellard
        return flags - TCG_CALL_TYPE_REGPARM_1 + 1;
75 c896fe29 bellard
    default:
76 c896fe29 bellard
        tcg_abort();
77 c896fe29 bellard
    }
78 c896fe29 bellard
}
79 c896fe29 bellard
80 c896fe29 bellard
/* parse target specific constraints */
81 c896fe29 bellard
int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str)
82 c896fe29 bellard
{
83 c896fe29 bellard
    const char *ct_str;
84 c896fe29 bellard
85 c896fe29 bellard
    ct_str = *pct_str;
86 c896fe29 bellard
    switch(ct_str[0]) {
87 c896fe29 bellard
    case 'a':
88 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
89 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EAX);
90 c896fe29 bellard
        break;
91 c896fe29 bellard
    case 'b':
92 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
93 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EBX);
94 c896fe29 bellard
        break;
95 c896fe29 bellard
    case 'c':
96 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
97 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_ECX);
98 c896fe29 bellard
        break;
99 c896fe29 bellard
    case 'd':
100 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
101 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EDX);
102 c896fe29 bellard
        break;
103 c896fe29 bellard
    case 'S':
104 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
105 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_ESI);
106 c896fe29 bellard
        break;
107 c896fe29 bellard
    case 'D':
108 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
109 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EDI);
110 c896fe29 bellard
        break;
111 c896fe29 bellard
    case 'q':
112 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
113 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xf);
114 c896fe29 bellard
        break;
115 c896fe29 bellard
    case 'r':
116 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
117 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xff);
118 c896fe29 bellard
        break;
119 c896fe29 bellard
120 c896fe29 bellard
        /* qemu_ld/st address constraint */
121 c896fe29 bellard
    case 'L':
122 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
123 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xff);
124 c896fe29 bellard
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_EAX);
125 c896fe29 bellard
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_EDX);
126 c896fe29 bellard
        break;
127 c896fe29 bellard
    default:
128 c896fe29 bellard
        return -1;
129 c896fe29 bellard
    }
130 c896fe29 bellard
    ct_str++;
131 c896fe29 bellard
    *pct_str = ct_str;
132 c896fe29 bellard
    return 0;
133 c896fe29 bellard
}
134 c896fe29 bellard
135 c896fe29 bellard
/* test if a constant matches the constraint */
136 c896fe29 bellard
static inline int tcg_target_const_match(tcg_target_long val,
137 c896fe29 bellard
                                         const TCGArgConstraint *arg_ct)
138 c896fe29 bellard
{
139 c896fe29 bellard
    int ct;
140 c896fe29 bellard
    ct = arg_ct->ct;
141 c896fe29 bellard
    if (ct & TCG_CT_CONST)
142 c896fe29 bellard
        return 1;
143 c896fe29 bellard
    else
144 c896fe29 bellard
        return 0;
145 c896fe29 bellard
}
146 c896fe29 bellard
147 c896fe29 bellard
#define ARITH_ADD 0
148 c896fe29 bellard
#define ARITH_OR  1
149 c896fe29 bellard
#define ARITH_ADC 2
150 c896fe29 bellard
#define ARITH_SBB 3
151 c896fe29 bellard
#define ARITH_AND 4
152 c896fe29 bellard
#define ARITH_SUB 5
153 c896fe29 bellard
#define ARITH_XOR 6
154 c896fe29 bellard
#define ARITH_CMP 7
155 c896fe29 bellard
156 c896fe29 bellard
#define SHIFT_SHL 4
157 c896fe29 bellard
#define SHIFT_SHR 5
158 c896fe29 bellard
#define SHIFT_SAR 7
159 c896fe29 bellard
160 c896fe29 bellard
#define JCC_JMP (-1)
161 c896fe29 bellard
#define JCC_JO  0x0
162 c896fe29 bellard
#define JCC_JNO 0x1
163 c896fe29 bellard
#define JCC_JB  0x2
164 c896fe29 bellard
#define JCC_JAE 0x3
165 c896fe29 bellard
#define JCC_JE  0x4
166 c896fe29 bellard
#define JCC_JNE 0x5
167 c896fe29 bellard
#define JCC_JBE 0x6
168 c896fe29 bellard
#define JCC_JA  0x7
169 c896fe29 bellard
#define JCC_JS  0x8
170 c896fe29 bellard
#define JCC_JNS 0x9
171 c896fe29 bellard
#define JCC_JP  0xa
172 c896fe29 bellard
#define JCC_JNP 0xb
173 c896fe29 bellard
#define JCC_JL  0xc
174 c896fe29 bellard
#define JCC_JGE 0xd
175 c896fe29 bellard
#define JCC_JLE 0xe
176 c896fe29 bellard
#define JCC_JG  0xf
177 c896fe29 bellard
178 c896fe29 bellard
#define P_EXT   0x100 /* 0x0f opcode prefix */
179 c896fe29 bellard
180 c896fe29 bellard
static const uint8_t tcg_cond_to_jcc[10] = {
181 c896fe29 bellard
    [TCG_COND_EQ] = JCC_JE,
182 c896fe29 bellard
    [TCG_COND_NE] = JCC_JNE,
183 c896fe29 bellard
    [TCG_COND_LT] = JCC_JL,
184 c896fe29 bellard
    [TCG_COND_GE] = JCC_JGE,
185 c896fe29 bellard
    [TCG_COND_LE] = JCC_JLE,
186 c896fe29 bellard
    [TCG_COND_GT] = JCC_JG,
187 c896fe29 bellard
    [TCG_COND_LTU] = JCC_JB,
188 c896fe29 bellard
    [TCG_COND_GEU] = JCC_JAE,
189 c896fe29 bellard
    [TCG_COND_LEU] = JCC_JBE,
190 c896fe29 bellard
    [TCG_COND_GTU] = JCC_JA,
191 c896fe29 bellard
};
192 c896fe29 bellard
193 c896fe29 bellard
static inline void tcg_out_opc(TCGContext *s, int opc)
194 c896fe29 bellard
{
195 c896fe29 bellard
    if (opc & P_EXT)
196 c896fe29 bellard
        tcg_out8(s, 0x0f);
197 c896fe29 bellard
    tcg_out8(s, opc);
198 c896fe29 bellard
}
199 c896fe29 bellard
200 c896fe29 bellard
static inline void tcg_out_modrm(TCGContext *s, int opc, int r, int rm)
201 c896fe29 bellard
{
202 c896fe29 bellard
    tcg_out_opc(s, opc);
203 c896fe29 bellard
    tcg_out8(s, 0xc0 | (r << 3) | rm);
204 c896fe29 bellard
}
205 c896fe29 bellard
206 c896fe29 bellard
/* rm == -1 means no register index */
207 c896fe29 bellard
static inline void tcg_out_modrm_offset(TCGContext *s, int opc, int r, int rm, 
208 c896fe29 bellard
                                        int32_t offset)
209 c896fe29 bellard
{
210 c896fe29 bellard
    tcg_out_opc(s, opc);
211 c896fe29 bellard
    if (rm == -1) {
212 c896fe29 bellard
        tcg_out8(s, 0x05 | (r << 3));
213 c896fe29 bellard
        tcg_out32(s, offset);
214 c896fe29 bellard
    } else if (offset == 0 && rm != TCG_REG_EBP) {
215 c896fe29 bellard
        if (rm == TCG_REG_ESP) {
216 c896fe29 bellard
            tcg_out8(s, 0x04 | (r << 3));
217 c896fe29 bellard
            tcg_out8(s, 0x24);
218 c896fe29 bellard
        } else {
219 c896fe29 bellard
            tcg_out8(s, 0x00 | (r << 3) | rm);
220 c896fe29 bellard
        }
221 c896fe29 bellard
    } else if ((int8_t)offset == offset) {
222 c896fe29 bellard
        if (rm == TCG_REG_ESP) {
223 c896fe29 bellard
            tcg_out8(s, 0x44 | (r << 3));
224 c896fe29 bellard
            tcg_out8(s, 0x24);
225 c896fe29 bellard
        } else {
226 c896fe29 bellard
            tcg_out8(s, 0x40 | (r << 3) | rm);
227 c896fe29 bellard
        }
228 c896fe29 bellard
        tcg_out8(s, offset);
229 c896fe29 bellard
    } else {
230 c896fe29 bellard
        if (rm == TCG_REG_ESP) {
231 c896fe29 bellard
            tcg_out8(s, 0x84 | (r << 3));
232 c896fe29 bellard
            tcg_out8(s, 0x24);
233 c896fe29 bellard
        } else {
234 c896fe29 bellard
            tcg_out8(s, 0x80 | (r << 3) | rm);
235 c896fe29 bellard
        }
236 c896fe29 bellard
        tcg_out32(s, offset);
237 c896fe29 bellard
    }
238 c896fe29 bellard
}
239 c896fe29 bellard
240 c896fe29 bellard
static inline void tcg_out_mov(TCGContext *s, int ret, int arg)
241 c896fe29 bellard
{
242 c896fe29 bellard
    if (arg != ret)
243 c896fe29 bellard
        tcg_out_modrm(s, 0x8b, ret, arg);
244 c896fe29 bellard
}
245 c896fe29 bellard
246 c896fe29 bellard
static inline void tcg_out_movi(TCGContext *s, TCGType type,
247 c896fe29 bellard
                                int ret, int32_t arg)
248 c896fe29 bellard
{
249 c896fe29 bellard
    if (arg == 0) {
250 c896fe29 bellard
        /* xor r0,r0 */
251 c896fe29 bellard
        tcg_out_modrm(s, 0x01 | (ARITH_XOR << 3), ret, ret);
252 c896fe29 bellard
    } else {
253 c896fe29 bellard
        tcg_out8(s, 0xb8 + ret);
254 c896fe29 bellard
        tcg_out32(s, arg);
255 c896fe29 bellard
    }
256 c896fe29 bellard
}
257 c896fe29 bellard
258 c896fe29 bellard
static inline void tcg_out_ld(TCGContext *s, int ret, 
259 c896fe29 bellard
                              int arg1, int32_t arg2)
260 c896fe29 bellard
{
261 c896fe29 bellard
    /* movl */
262 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x8b, ret, arg1, arg2);
263 c896fe29 bellard
}
264 c896fe29 bellard
265 c896fe29 bellard
static inline void tcg_out_st(TCGContext *s, int arg, 
266 c896fe29 bellard
                              int arg1, int32_t arg2)
267 c896fe29 bellard
{
268 c896fe29 bellard
    /* movl */
269 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x89, arg, arg1, arg2);
270 c896fe29 bellard
}
271 c896fe29 bellard
272 c896fe29 bellard
static inline void tgen_arithi(TCGContext *s, int c, int r0, int32_t val)
273 c896fe29 bellard
{
274 c896fe29 bellard
    if (val == (int8_t)val) {
275 c896fe29 bellard
        tcg_out_modrm(s, 0x83, c, r0);
276 c896fe29 bellard
        tcg_out8(s, val);
277 c896fe29 bellard
    } else {
278 c896fe29 bellard
        tcg_out_modrm(s, 0x81, c, r0);
279 c896fe29 bellard
        tcg_out32(s, val);
280 c896fe29 bellard
    }
281 c896fe29 bellard
}
282 c896fe29 bellard
283 c896fe29 bellard
void tcg_out_addi(TCGContext *s, int reg, tcg_target_long val)
284 c896fe29 bellard
{
285 c896fe29 bellard
    if (val != 0)
286 c896fe29 bellard
        tgen_arithi(s, ARITH_ADD, reg, val);
287 c896fe29 bellard
}
288 c896fe29 bellard
289 c896fe29 bellard
static void tcg_out_jxx(TCGContext *s, int opc, int label_index)
290 c896fe29 bellard
{
291 c896fe29 bellard
    int32_t val, val1;
292 c896fe29 bellard
    TCGLabel *l = &s->labels[label_index];
293 c896fe29 bellard
    
294 c896fe29 bellard
    if (l->has_value) {
295 c896fe29 bellard
        val = l->u.value - (tcg_target_long)s->code_ptr;
296 c896fe29 bellard
        val1 = val - 2;
297 c896fe29 bellard
        if ((int8_t)val1 == val1) {
298 c896fe29 bellard
            if (opc == -1)
299 c896fe29 bellard
                tcg_out8(s, 0xeb);
300 c896fe29 bellard
            else
301 c896fe29 bellard
                tcg_out8(s, 0x70 + opc);
302 c896fe29 bellard
            tcg_out8(s, val1);
303 c896fe29 bellard
        } else {
304 c896fe29 bellard
            if (opc == -1) {
305 c896fe29 bellard
                tcg_out8(s, 0xe9);
306 c896fe29 bellard
                tcg_out32(s, val - 5);
307 c896fe29 bellard
            } else {
308 c896fe29 bellard
                tcg_out8(s, 0x0f);
309 c896fe29 bellard
                tcg_out8(s, 0x80 + opc);
310 c896fe29 bellard
                tcg_out32(s, val - 6);
311 c896fe29 bellard
            }
312 c896fe29 bellard
        }
313 c896fe29 bellard
    } else {
314 c896fe29 bellard
        if (opc == -1) {
315 c896fe29 bellard
            tcg_out8(s, 0xe9);
316 c896fe29 bellard
        } else {
317 c896fe29 bellard
            tcg_out8(s, 0x0f);
318 c896fe29 bellard
            tcg_out8(s, 0x80 + opc);
319 c896fe29 bellard
        }
320 c896fe29 bellard
        tcg_out_reloc(s, s->code_ptr, R_386_PC32, label_index, -4);
321 623e265c pbrook
        s->code_ptr += 4;
322 c896fe29 bellard
    }
323 c896fe29 bellard
}
324 c896fe29 bellard
325 c896fe29 bellard
static void tcg_out_brcond(TCGContext *s, int cond, 
326 c896fe29 bellard
                           TCGArg arg1, TCGArg arg2, int const_arg2,
327 c896fe29 bellard
                           int label_index)
328 c896fe29 bellard
{
329 c896fe29 bellard
    int c;
330 c896fe29 bellard
    if (const_arg2) {
331 c896fe29 bellard
        if (arg2 == 0) {
332 c896fe29 bellard
            /* use test */
333 c896fe29 bellard
            switch(cond) {
334 c896fe29 bellard
            case TCG_COND_EQ:
335 bb210e78 bellard
                c = JCC_JE;
336 c896fe29 bellard
                break;
337 c896fe29 bellard
            case TCG_COND_NE:
338 c896fe29 bellard
                c = JCC_JNE;
339 c896fe29 bellard
                break;
340 c896fe29 bellard
            case TCG_COND_LT:
341 c896fe29 bellard
                c = JCC_JS;
342 c896fe29 bellard
                break;
343 c896fe29 bellard
            case TCG_COND_GE:
344 c896fe29 bellard
                c = JCC_JNS;
345 c896fe29 bellard
                break;
346 c896fe29 bellard
            default:
347 c896fe29 bellard
                goto do_cmpi;
348 c896fe29 bellard
            }
349 c896fe29 bellard
            /* test r, r */
350 c896fe29 bellard
            tcg_out_modrm(s, 0x85, arg1, arg1);
351 c896fe29 bellard
            tcg_out_jxx(s, c, label_index);
352 c896fe29 bellard
        } else {
353 c896fe29 bellard
        do_cmpi:
354 c896fe29 bellard
            tgen_arithi(s, ARITH_CMP, arg1, arg2);
355 c896fe29 bellard
            tcg_out_jxx(s, tcg_cond_to_jcc[cond], label_index);
356 c896fe29 bellard
        }
357 c896fe29 bellard
    } else {
358 bb210e78 bellard
        tcg_out_modrm(s, 0x01 | (ARITH_CMP << 3), arg2, arg1);
359 c896fe29 bellard
        tcg_out_jxx(s, tcg_cond_to_jcc[cond], label_index);
360 c896fe29 bellard
    }
361 c896fe29 bellard
}
362 c896fe29 bellard
363 c896fe29 bellard
/* XXX: we implement it at the target level to avoid having to
364 c896fe29 bellard
   handle cross basic blocks temporaries */
365 c896fe29 bellard
static void tcg_out_brcond2(TCGContext *s,
366 c896fe29 bellard
                            const TCGArg *args, const int *const_args)
367 c896fe29 bellard
{
368 c896fe29 bellard
    int label_next;
369 c896fe29 bellard
    label_next = gen_new_label();
370 c896fe29 bellard
    switch(args[4]) {
371 c896fe29 bellard
    case TCG_COND_EQ:
372 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[0], args[2], const_args[2], label_next);
373 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_EQ, args[1], args[3], const_args[3], args[5]);
374 c896fe29 bellard
        break;
375 c896fe29 bellard
    case TCG_COND_NE:
376 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[0], args[2], const_args[2], args[5]);
377 bb210e78 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], args[5]);
378 c896fe29 bellard
        break;
379 c896fe29 bellard
    case TCG_COND_LT:
380 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LT, args[1], args[3], const_args[3], args[5]);
381 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], label_next);
382 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LT, args[0], args[2], const_args[2], args[5]);
383 c896fe29 bellard
        break;
384 c896fe29 bellard
    case TCG_COND_LE:
385 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LT, args[1], args[3], const_args[3], args[5]);
386 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], label_next);
387 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LE, args[0], args[2], const_args[2], args[5]);
388 c896fe29 bellard
        break;
389 c896fe29 bellard
    case TCG_COND_GT:
390 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GT, args[1], args[3], const_args[3], args[5]);
391 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], label_next);
392 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GT, args[0], args[2], const_args[2], args[5]);
393 c896fe29 bellard
        break;
394 c896fe29 bellard
    case TCG_COND_GE:
395 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GT, args[1], args[3], const_args[3], args[5]);
396 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], label_next);
397 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GE, args[0], args[2], const_args[2], args[5]);
398 c896fe29 bellard
        break;
399 c896fe29 bellard
    case TCG_COND_LTU:
400 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[1], args[3], const_args[3], args[5]);
401 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], label_next);
402 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[0], args[2], const_args[2], args[5]);
403 c896fe29 bellard
        break;
404 c896fe29 bellard
    case TCG_COND_LEU:
405 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[1], args[3], const_args[3], args[5]);
406 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], label_next);
407 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LEU, args[0], args[2], const_args[2], args[5]);
408 c896fe29 bellard
        break;
409 c896fe29 bellard
    case TCG_COND_GTU:
410 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[1], args[3], const_args[3], args[5]);
411 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], label_next);
412 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[0], args[2], const_args[2], args[5]);
413 c896fe29 bellard
        break;
414 c896fe29 bellard
    case TCG_COND_GEU:
415 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[1], args[3], const_args[3], args[5]);
416 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], label_next);
417 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GEU, args[0], args[2], const_args[2], args[5]);
418 c896fe29 bellard
        break;
419 c896fe29 bellard
    default:
420 c896fe29 bellard
        tcg_abort();
421 c896fe29 bellard
    }
422 c896fe29 bellard
    tcg_out_label(s, label_next, (tcg_target_long)s->code_ptr);
423 c896fe29 bellard
}
424 c896fe29 bellard
425 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
426 c896fe29 bellard
extern void __ldb_mmu(void);
427 c896fe29 bellard
extern void __ldw_mmu(void);
428 c896fe29 bellard
extern void __ldl_mmu(void);
429 c896fe29 bellard
extern void __ldq_mmu(void);
430 c896fe29 bellard
431 c896fe29 bellard
extern void __stb_mmu(void);
432 c896fe29 bellard
extern void __stw_mmu(void);
433 c896fe29 bellard
extern void __stl_mmu(void);
434 c896fe29 bellard
extern void __stq_mmu(void);
435 c896fe29 bellard
436 c896fe29 bellard
static void *qemu_ld_helpers[4] = {
437 c896fe29 bellard
    __ldb_mmu,
438 c896fe29 bellard
    __ldw_mmu,
439 c896fe29 bellard
    __ldl_mmu,
440 c896fe29 bellard
    __ldq_mmu,
441 c896fe29 bellard
};
442 c896fe29 bellard
443 c896fe29 bellard
static void *qemu_st_helpers[4] = {
444 c896fe29 bellard
    __stb_mmu,
445 c896fe29 bellard
    __stw_mmu,
446 c896fe29 bellard
    __stl_mmu,
447 c896fe29 bellard
    __stq_mmu,
448 c896fe29 bellard
};
449 c896fe29 bellard
#endif
450 c896fe29 bellard
451 c896fe29 bellard
/* XXX: qemu_ld and qemu_st could be modified to clobber only EDX and
452 c896fe29 bellard
   EAX. It will be useful once fixed registers globals are less
453 c896fe29 bellard
   common. */
454 c896fe29 bellard
static void tcg_out_qemu_ld(TCGContext *s, const TCGArg *args,
455 c896fe29 bellard
                            int opc)
456 c896fe29 bellard
{
457 c896fe29 bellard
    int addr_reg, data_reg, data_reg2, r0, r1, mem_index, s_bits, bswap;
458 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
459 c896fe29 bellard
    uint8_t *label1_ptr, *label2_ptr;
460 c896fe29 bellard
#endif
461 c896fe29 bellard
#if TARGET_LONG_BITS == 64
462 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
463 c896fe29 bellard
    uint8_t *label3_ptr;
464 c896fe29 bellard
#endif
465 c896fe29 bellard
    int addr_reg2;
466 c896fe29 bellard
#endif
467 c896fe29 bellard
468 c896fe29 bellard
    data_reg = *args++;
469 c896fe29 bellard
    if (opc == 3)
470 c896fe29 bellard
        data_reg2 = *args++;
471 c896fe29 bellard
    else
472 c896fe29 bellard
        data_reg2 = 0;
473 c896fe29 bellard
    addr_reg = *args++;
474 c896fe29 bellard
#if TARGET_LONG_BITS == 64
475 c896fe29 bellard
    addr_reg2 = *args++;
476 c896fe29 bellard
#endif
477 c896fe29 bellard
    mem_index = *args;
478 c896fe29 bellard
    s_bits = opc & 3;
479 c896fe29 bellard
480 c896fe29 bellard
    r0 = TCG_REG_EAX;
481 c896fe29 bellard
    r1 = TCG_REG_EDX;
482 c896fe29 bellard
483 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
484 c896fe29 bellard
    tcg_out_mov(s, r1, addr_reg); 
485 c896fe29 bellard
486 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg); 
487 c896fe29 bellard
 
488 c896fe29 bellard
    tcg_out_modrm(s, 0xc1, 5, r1); /* shr $x, r1 */
489 c896fe29 bellard
    tcg_out8(s, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); 
490 c896fe29 bellard
    
491 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r0); /* andl $x, r0 */
492 c896fe29 bellard
    tcg_out32(s, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
493 c896fe29 bellard
    
494 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r1); /* andl $x, r1 */
495 c896fe29 bellard
    tcg_out32(s, (CPU_TLB_SIZE - 1) << CPU_TLB_ENTRY_BITS);
496 c896fe29 bellard
497 c896fe29 bellard
    tcg_out_opc(s, 0x8d); /* lea offset(r1, %ebp), r1 */
498 c896fe29 bellard
    tcg_out8(s, 0x80 | (r1 << 3) | 0x04);
499 c896fe29 bellard
    tcg_out8(s, (5 << 3) | r1);
500 c896fe29 bellard
    tcg_out32(s, offsetof(CPUState, tlb_table[mem_index][0].addr_read));
501 c896fe29 bellard
502 c896fe29 bellard
    /* cmp 0(r1), r0 */
503 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, r0, r1, 0);
504 c896fe29 bellard
    
505 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg);
506 c896fe29 bellard
    
507 c896fe29 bellard
#if TARGET_LONG_BITS == 32
508 c896fe29 bellard
    /* je label1 */
509 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
510 c896fe29 bellard
    label1_ptr = s->code_ptr;
511 c896fe29 bellard
    s->code_ptr++;
512 c896fe29 bellard
#else
513 c896fe29 bellard
    /* jne label3 */
514 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JNE);
515 c896fe29 bellard
    label3_ptr = s->code_ptr;
516 c896fe29 bellard
    s->code_ptr++;
517 c896fe29 bellard
    
518 c896fe29 bellard
    /* cmp 4(r1), addr_reg2 */
519 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, addr_reg2, r1, 4);
520 c896fe29 bellard
521 c896fe29 bellard
    /* je label1 */
522 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
523 c896fe29 bellard
    label1_ptr = s->code_ptr;
524 c896fe29 bellard
    s->code_ptr++;
525 c896fe29 bellard
    
526 c896fe29 bellard
    /* label3: */
527 c896fe29 bellard
    *label3_ptr = s->code_ptr - label3_ptr - 1;
528 c896fe29 bellard
#endif
529 c896fe29 bellard
530 c896fe29 bellard
    /* XXX: move that code at the end of the TB */
531 c896fe29 bellard
#if TARGET_LONG_BITS == 32
532 c896fe29 bellard
    tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_EDX, mem_index);
533 c896fe29 bellard
#else
534 c896fe29 bellard
    tcg_out_mov(s, TCG_REG_EDX, addr_reg2);
535 c896fe29 bellard
    tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_ECX, mem_index);
536 c896fe29 bellard
#endif
537 c896fe29 bellard
    tcg_out8(s, 0xe8);
538 c896fe29 bellard
    tcg_out32(s, (tcg_target_long)qemu_ld_helpers[s_bits] - 
539 c896fe29 bellard
              (tcg_target_long)s->code_ptr - 4);
540 c896fe29 bellard
541 c896fe29 bellard
    switch(opc) {
542 c896fe29 bellard
    case 0 | 4:
543 c896fe29 bellard
        /* movsbl */
544 c896fe29 bellard
        tcg_out_modrm(s, 0xbe | P_EXT, data_reg, TCG_REG_EAX);
545 c896fe29 bellard
        break;
546 c896fe29 bellard
    case 1 | 4:
547 c896fe29 bellard
        /* movswl */
548 c896fe29 bellard
        tcg_out_modrm(s, 0xbf | P_EXT, data_reg, TCG_REG_EAX);
549 c896fe29 bellard
        break;
550 c896fe29 bellard
    case 0:
551 c896fe29 bellard
    case 1:
552 c896fe29 bellard
    case 2:
553 c896fe29 bellard
    default:
554 c896fe29 bellard
        tcg_out_mov(s, data_reg, TCG_REG_EAX);
555 c896fe29 bellard
        break;
556 c896fe29 bellard
    case 3:
557 c896fe29 bellard
        if (data_reg == TCG_REG_EDX) {
558 c896fe29 bellard
            tcg_out_opc(s, 0x90 + TCG_REG_EDX); /* xchg %edx, %eax */
559 c896fe29 bellard
            tcg_out_mov(s, data_reg2, TCG_REG_EAX);
560 c896fe29 bellard
        } else {
561 c896fe29 bellard
            tcg_out_mov(s, data_reg, TCG_REG_EAX);
562 c896fe29 bellard
            tcg_out_mov(s, data_reg2, TCG_REG_EDX);
563 c896fe29 bellard
        }
564 c896fe29 bellard
        break;
565 c896fe29 bellard
    }
566 c896fe29 bellard
567 c896fe29 bellard
    /* jmp label2 */
568 c896fe29 bellard
    tcg_out8(s, 0xeb);
569 c896fe29 bellard
    label2_ptr = s->code_ptr;
570 c896fe29 bellard
    s->code_ptr++;
571 c896fe29 bellard
    
572 c896fe29 bellard
    /* label1: */
573 c896fe29 bellard
    *label1_ptr = s->code_ptr - label1_ptr - 1;
574 c896fe29 bellard
575 c896fe29 bellard
    /* add x(r1), r0 */
576 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x03, r0, r1, offsetof(CPUTLBEntry, addend) - 
577 c896fe29 bellard
                         offsetof(CPUTLBEntry, addr_read));
578 c896fe29 bellard
#else
579 c896fe29 bellard
    r0 = addr_reg;
580 c896fe29 bellard
#endif
581 c896fe29 bellard
582 c896fe29 bellard
#ifdef TARGET_WORDS_BIGENDIAN
583 c896fe29 bellard
    bswap = 1;
584 c896fe29 bellard
#else
585 c896fe29 bellard
    bswap = 0;
586 c896fe29 bellard
#endif
587 c896fe29 bellard
    switch(opc) {
588 c896fe29 bellard
    case 0:
589 c896fe29 bellard
        /* movzbl */
590 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb6 | P_EXT, data_reg, r0, 0);
591 c896fe29 bellard
        break;
592 c896fe29 bellard
    case 0 | 4:
593 c896fe29 bellard
        /* movsbl */
594 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbe | P_EXT, data_reg, r0, 0);
595 c896fe29 bellard
        break;
596 c896fe29 bellard
    case 1:
597 c896fe29 bellard
        /* movzwl */
598 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb7 | P_EXT, data_reg, r0, 0);
599 c896fe29 bellard
        if (bswap) {
600 c896fe29 bellard
            /* rolw $8, data_reg */
601 c896fe29 bellard
            tcg_out8(s, 0x66); 
602 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, data_reg);
603 c896fe29 bellard
            tcg_out8(s, 8);
604 c896fe29 bellard
        }
605 c896fe29 bellard
        break;
606 c896fe29 bellard
    case 1 | 4:
607 c896fe29 bellard
        /* movswl */
608 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbf | P_EXT, data_reg, r0, 0);
609 c896fe29 bellard
        if (bswap) {
610 c896fe29 bellard
            /* rolw $8, data_reg */
611 c896fe29 bellard
            tcg_out8(s, 0x66); 
612 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, data_reg);
613 c896fe29 bellard
            tcg_out8(s, 8);
614 c896fe29 bellard
615 c896fe29 bellard
            /* movswl data_reg, data_reg */
616 c896fe29 bellard
            tcg_out_modrm(s, 0xbf | P_EXT, data_reg, data_reg);
617 c896fe29 bellard
        }
618 c896fe29 bellard
        break;
619 c896fe29 bellard
    case 2:
620 c896fe29 bellard
        /* movl (r0), data_reg */
621 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b, data_reg, r0, 0);
622 c896fe29 bellard
        if (bswap) {
623 c896fe29 bellard
            /* bswap */
624 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + data_reg) | P_EXT);
625 c896fe29 bellard
        }
626 c896fe29 bellard
        break;
627 c896fe29 bellard
    case 3:
628 c896fe29 bellard
        /* XXX: could be nicer */
629 c896fe29 bellard
        if (r0 == data_reg) {
630 c896fe29 bellard
            r1 = TCG_REG_EDX;
631 c896fe29 bellard
            if (r1 == data_reg)
632 c896fe29 bellard
                r1 = TCG_REG_EAX;
633 c896fe29 bellard
            tcg_out_mov(s, r1, r0);
634 c896fe29 bellard
            r0 = r1;
635 c896fe29 bellard
        }
636 c896fe29 bellard
        if (!bswap) {
637 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x8b, data_reg, r0, 0);
638 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x8b, data_reg2, r0, 4);
639 c896fe29 bellard
        } else {
640 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x8b, data_reg, r0, 4);
641 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + data_reg) | P_EXT);
642 c896fe29 bellard
643 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x8b, data_reg2, r0, 0);
644 c896fe29 bellard
            /* bswap */
645 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + data_reg2) | P_EXT);
646 c896fe29 bellard
        }
647 c896fe29 bellard
        break;
648 c896fe29 bellard
    default:
649 c896fe29 bellard
        tcg_abort();
650 c896fe29 bellard
    }
651 c896fe29 bellard
652 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
653 c896fe29 bellard
    /* label2: */
654 c896fe29 bellard
    *label2_ptr = s->code_ptr - label2_ptr - 1;
655 c896fe29 bellard
#endif
656 c896fe29 bellard
}
657 c896fe29 bellard
658 c896fe29 bellard
659 c896fe29 bellard
static void tcg_out_qemu_st(TCGContext *s, const TCGArg *args,
660 c896fe29 bellard
                            int opc)
661 c896fe29 bellard
{
662 c896fe29 bellard
    int addr_reg, data_reg, data_reg2, r0, r1, mem_index, s_bits, bswap;
663 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
664 c896fe29 bellard
    uint8_t *label1_ptr, *label2_ptr;
665 c896fe29 bellard
#endif
666 c896fe29 bellard
#if TARGET_LONG_BITS == 64
667 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
668 c896fe29 bellard
    uint8_t *label3_ptr;
669 c896fe29 bellard
#endif
670 c896fe29 bellard
    int addr_reg2;
671 c896fe29 bellard
#endif
672 c896fe29 bellard
673 c896fe29 bellard
    data_reg = *args++;
674 c896fe29 bellard
    if (opc == 3)
675 c896fe29 bellard
        data_reg2 = *args++;
676 c896fe29 bellard
    else
677 c896fe29 bellard
        data_reg2 = 0;
678 c896fe29 bellard
    addr_reg = *args++;
679 c896fe29 bellard
#if TARGET_LONG_BITS == 64
680 c896fe29 bellard
    addr_reg2 = *args++;
681 c896fe29 bellard
#endif
682 c896fe29 bellard
    mem_index = *args;
683 c896fe29 bellard
684 c896fe29 bellard
    s_bits = opc;
685 c896fe29 bellard
686 c896fe29 bellard
    r0 = TCG_REG_EAX;
687 c896fe29 bellard
    r1 = TCG_REG_EDX;
688 c896fe29 bellard
689 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
690 c896fe29 bellard
    tcg_out_mov(s, r1, addr_reg); 
691 c896fe29 bellard
692 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg); 
693 c896fe29 bellard
 
694 c896fe29 bellard
    tcg_out_modrm(s, 0xc1, 5, r1); /* shr $x, r1 */
695 c896fe29 bellard
    tcg_out8(s, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); 
696 c896fe29 bellard
    
697 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r0); /* andl $x, r0 */
698 c896fe29 bellard
    tcg_out32(s, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
699 c896fe29 bellard
    
700 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r1); /* andl $x, r1 */
701 c896fe29 bellard
    tcg_out32(s, (CPU_TLB_SIZE - 1) << CPU_TLB_ENTRY_BITS);
702 c896fe29 bellard
703 c896fe29 bellard
    tcg_out_opc(s, 0x8d); /* lea offset(r1, %ebp), r1 */
704 c896fe29 bellard
    tcg_out8(s, 0x80 | (r1 << 3) | 0x04);
705 c896fe29 bellard
    tcg_out8(s, (5 << 3) | r1);
706 c896fe29 bellard
    tcg_out32(s, offsetof(CPUState, tlb_table[mem_index][0].addr_write));
707 c896fe29 bellard
708 c896fe29 bellard
    /* cmp 0(r1), r0 */
709 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, r0, r1, 0);
710 c896fe29 bellard
    
711 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg);
712 c896fe29 bellard
    
713 c896fe29 bellard
#if TARGET_LONG_BITS == 32
714 c896fe29 bellard
    /* je label1 */
715 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
716 c896fe29 bellard
    label1_ptr = s->code_ptr;
717 c896fe29 bellard
    s->code_ptr++;
718 c896fe29 bellard
#else
719 c896fe29 bellard
    /* jne label3 */
720 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JNE);
721 c896fe29 bellard
    label3_ptr = s->code_ptr;
722 c896fe29 bellard
    s->code_ptr++;
723 c896fe29 bellard
    
724 c896fe29 bellard
    /* cmp 4(r1), addr_reg2 */
725 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, addr_reg2, r1, 4);
726 c896fe29 bellard
727 c896fe29 bellard
    /* je label1 */
728 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
729 c896fe29 bellard
    label1_ptr = s->code_ptr;
730 c896fe29 bellard
    s->code_ptr++;
731 c896fe29 bellard
    
732 c896fe29 bellard
    /* label3: */
733 c896fe29 bellard
    *label3_ptr = s->code_ptr - label3_ptr - 1;
734 c896fe29 bellard
#endif
735 c896fe29 bellard
736 c896fe29 bellard
    /* XXX: move that code at the end of the TB */
737 c896fe29 bellard
#if TARGET_LONG_BITS == 32
738 c896fe29 bellard
    if (opc == 3) {
739 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_EDX, data_reg);
740 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_ECX, data_reg2);
741 c896fe29 bellard
        tcg_out8(s, 0x6a); /* push Ib */
742 c896fe29 bellard
        tcg_out8(s, mem_index);
743 c896fe29 bellard
        tcg_out8(s, 0xe8);
744 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
745 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
746 c896fe29 bellard
        tcg_out_addi(s, TCG_REG_ESP, 4);
747 c896fe29 bellard
    } else {
748 c896fe29 bellard
        switch(opc) {
749 c896fe29 bellard
        case 0:
750 c896fe29 bellard
            /* movzbl */
751 c896fe29 bellard
            tcg_out_modrm(s, 0xb6 | P_EXT, TCG_REG_EDX, data_reg);
752 c896fe29 bellard
            break;
753 c896fe29 bellard
        case 1:
754 c896fe29 bellard
            /* movzwl */
755 c896fe29 bellard
            tcg_out_modrm(s, 0xb7 | P_EXT, TCG_REG_EDX, data_reg);
756 c896fe29 bellard
            break;
757 c896fe29 bellard
        case 2:
758 c896fe29 bellard
            tcg_out_mov(s, TCG_REG_EDX, data_reg);
759 c896fe29 bellard
            break;
760 c896fe29 bellard
        }
761 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_ECX, mem_index);
762 c896fe29 bellard
        tcg_out8(s, 0xe8);
763 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
764 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
765 c896fe29 bellard
    }
766 c896fe29 bellard
#else
767 c896fe29 bellard
    if (opc == 3) {
768 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_EDX, addr_reg2);
769 c896fe29 bellard
        tcg_out8(s, 0x6a); /* push Ib */
770 c896fe29 bellard
        tcg_out8(s, mem_index);
771 c896fe29 bellard
        tcg_out_opc(s, 0x50 + data_reg2); /* push */
772 c896fe29 bellard
        tcg_out_opc(s, 0x50 + data_reg); /* push */
773 c896fe29 bellard
        tcg_out8(s, 0xe8);
774 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
775 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
776 c896fe29 bellard
        tcg_out_addi(s, TCG_REG_ESP, 12);
777 c896fe29 bellard
    } else {
778 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_EDX, addr_reg2);
779 c896fe29 bellard
        switch(opc) {
780 c896fe29 bellard
        case 0:
781 c896fe29 bellard
            /* movzbl */
782 c896fe29 bellard
            tcg_out_modrm(s, 0xb6 | P_EXT, TCG_REG_ECX, data_reg);
783 c896fe29 bellard
            break;
784 c896fe29 bellard
        case 1:
785 c896fe29 bellard
            /* movzwl */
786 c896fe29 bellard
            tcg_out_modrm(s, 0xb7 | P_EXT, TCG_REG_ECX, data_reg);
787 c896fe29 bellard
            break;
788 c896fe29 bellard
        case 2:
789 c896fe29 bellard
            tcg_out_mov(s, TCG_REG_ECX, data_reg);
790 c896fe29 bellard
            break;
791 c896fe29 bellard
        }
792 c896fe29 bellard
        tcg_out8(s, 0x6a); /* push Ib */
793 c896fe29 bellard
        tcg_out8(s, mem_index);
794 c896fe29 bellard
        tcg_out8(s, 0xe8);
795 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
796 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
797 c896fe29 bellard
        tcg_out_addi(s, TCG_REG_ESP, 4);
798 c896fe29 bellard
    }
799 c896fe29 bellard
#endif
800 c896fe29 bellard
    
801 c896fe29 bellard
    /* jmp label2 */
802 c896fe29 bellard
    tcg_out8(s, 0xeb);
803 c896fe29 bellard
    label2_ptr = s->code_ptr;
804 c896fe29 bellard
    s->code_ptr++;
805 c896fe29 bellard
    
806 c896fe29 bellard
    /* label1: */
807 c896fe29 bellard
    *label1_ptr = s->code_ptr - label1_ptr - 1;
808 c896fe29 bellard
809 c896fe29 bellard
    /* add x(r1), r0 */
810 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x03, r0, r1, offsetof(CPUTLBEntry, addend) - 
811 c896fe29 bellard
                         offsetof(CPUTLBEntry, addr_write));
812 c896fe29 bellard
#else
813 c896fe29 bellard
    r0 = addr_reg;
814 c896fe29 bellard
#endif
815 c896fe29 bellard
816 c896fe29 bellard
#ifdef TARGET_WORDS_BIGENDIAN
817 c896fe29 bellard
    bswap = 1;
818 c896fe29 bellard
#else
819 c896fe29 bellard
    bswap = 0;
820 c896fe29 bellard
#endif
821 c896fe29 bellard
    switch(opc) {
822 c896fe29 bellard
    case 0:
823 c896fe29 bellard
        /* movb */
824 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x88, data_reg, r0, 0);
825 c896fe29 bellard
        break;
826 c896fe29 bellard
    case 1:
827 c896fe29 bellard
        if (bswap) {
828 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
829 c896fe29 bellard
            tcg_out8(s, 0x66); /* rolw $8, %ecx */
830 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, r1);
831 c896fe29 bellard
            tcg_out8(s, 8);
832 c896fe29 bellard
            data_reg = r1;
833 c896fe29 bellard
        }
834 c896fe29 bellard
        /* movw */
835 c896fe29 bellard
        tcg_out8(s, 0x66);
836 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, data_reg, r0, 0);
837 c896fe29 bellard
        break;
838 c896fe29 bellard
    case 2:
839 c896fe29 bellard
        if (bswap) {
840 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
841 c896fe29 bellard
            /* bswap data_reg */
842 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT);
843 c896fe29 bellard
            data_reg = r1;
844 c896fe29 bellard
        }
845 c896fe29 bellard
        /* movl */
846 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, data_reg, r0, 0);
847 c896fe29 bellard
        break;
848 c896fe29 bellard
    case 3:
849 c896fe29 bellard
        if (bswap) {
850 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg2);
851 c896fe29 bellard
            /* bswap data_reg */
852 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT);
853 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x89, r1, r0, 0);
854 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
855 c896fe29 bellard
            /* bswap data_reg */
856 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT);
857 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x89, r1, r0, 4);
858 c896fe29 bellard
        } else {
859 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x89, data_reg, r0, 0);
860 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x89, data_reg2, r0, 4);
861 c896fe29 bellard
        }
862 c896fe29 bellard
        break;
863 c896fe29 bellard
    default:
864 c896fe29 bellard
        tcg_abort();
865 c896fe29 bellard
    }
866 c896fe29 bellard
867 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
868 c896fe29 bellard
    /* label2: */
869 c896fe29 bellard
    *label2_ptr = s->code_ptr - label2_ptr - 1;
870 c896fe29 bellard
#endif
871 c896fe29 bellard
}
872 c896fe29 bellard
873 c896fe29 bellard
static inline void tcg_out_op(TCGContext *s, int opc, 
874 c896fe29 bellard
                              const TCGArg *args, const int *const_args)
875 c896fe29 bellard
{
876 c896fe29 bellard
    int c;
877 c896fe29 bellard
    
878 c896fe29 bellard
    switch(opc) {
879 c896fe29 bellard
    case INDEX_op_exit_tb:
880 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_EAX, args[0]);
881 c896fe29 bellard
        tcg_out8(s, 0xc3); /* ret */
882 c896fe29 bellard
        break;
883 c896fe29 bellard
    case INDEX_op_goto_tb:
884 c896fe29 bellard
        if (s->tb_jmp_offset) {
885 c896fe29 bellard
            /* direct jump method */
886 c896fe29 bellard
            tcg_out8(s, 0xe9); /* jmp im */
887 c896fe29 bellard
            s->tb_jmp_offset[args[0]] = s->code_ptr - s->code_buf;
888 c896fe29 bellard
            tcg_out32(s, 0);
889 c896fe29 bellard
        } else {
890 c896fe29 bellard
            /* indirect jump method */
891 c896fe29 bellard
            /* jmp Ev */
892 c896fe29 bellard
            tcg_out_modrm_offset(s, 0xff, 4, -1, 
893 c896fe29 bellard
                                 (tcg_target_long)(s->tb_next + args[0]));
894 c896fe29 bellard
        }
895 c896fe29 bellard
        s->tb_next_offset[args[0]] = s->code_ptr - s->code_buf;
896 c896fe29 bellard
        break;
897 c896fe29 bellard
    case INDEX_op_call:
898 c896fe29 bellard
        if (const_args[0]) {
899 c896fe29 bellard
            tcg_out8(s, 0xe8);
900 c896fe29 bellard
            tcg_out32(s, args[0] - (tcg_target_long)s->code_ptr - 4);
901 c896fe29 bellard
        } else {
902 c896fe29 bellard
            tcg_out_modrm(s, 0xff, 2, args[0]);
903 c896fe29 bellard
        }
904 c896fe29 bellard
        break;
905 c896fe29 bellard
    case INDEX_op_jmp:
906 c896fe29 bellard
        if (const_args[0]) {
907 c896fe29 bellard
            tcg_out8(s, 0xe9);
908 c896fe29 bellard
            tcg_out32(s, args[0] - (tcg_target_long)s->code_ptr - 4);
909 c896fe29 bellard
        } else {
910 c896fe29 bellard
            tcg_out_modrm(s, 0xff, 4, args[0]);
911 c896fe29 bellard
        }
912 c896fe29 bellard
        break;
913 c896fe29 bellard
    case INDEX_op_br:
914 c896fe29 bellard
        tcg_out_jxx(s, JCC_JMP, args[0]);
915 c896fe29 bellard
        break;
916 c896fe29 bellard
    case INDEX_op_movi_i32:
917 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, args[0], args[1]);
918 c896fe29 bellard
        break;
919 c896fe29 bellard
    case INDEX_op_ld8u_i32:
920 c896fe29 bellard
        /* movzbl */
921 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb6 | P_EXT, args[0], args[1], args[2]);
922 c896fe29 bellard
        break;
923 c896fe29 bellard
    case INDEX_op_ld8s_i32:
924 c896fe29 bellard
        /* movsbl */
925 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbe | P_EXT, args[0], args[1], args[2]);
926 c896fe29 bellard
        break;
927 c896fe29 bellard
    case INDEX_op_ld16u_i32:
928 c896fe29 bellard
        /* movzwl */
929 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb7 | P_EXT, args[0], args[1], args[2]);
930 c896fe29 bellard
        break;
931 c896fe29 bellard
    case INDEX_op_ld16s_i32:
932 c896fe29 bellard
        /* movswl */
933 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbf | P_EXT, args[0], args[1], args[2]);
934 c896fe29 bellard
        break;
935 c896fe29 bellard
    case INDEX_op_ld_i32:
936 c896fe29 bellard
        /* movl */
937 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b, args[0], args[1], args[2]);
938 c896fe29 bellard
        break;
939 c896fe29 bellard
    case INDEX_op_st8_i32:
940 c896fe29 bellard
        /* movb */
941 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x88, args[0], args[1], args[2]);
942 c896fe29 bellard
        break;
943 c896fe29 bellard
    case INDEX_op_st16_i32:
944 c896fe29 bellard
        /* movw */
945 c896fe29 bellard
        tcg_out8(s, 0x66);
946 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, args[0], args[1], args[2]);
947 c896fe29 bellard
        break;
948 c896fe29 bellard
    case INDEX_op_st_i32:
949 c896fe29 bellard
        /* movl */
950 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, args[0], args[1], args[2]);
951 c896fe29 bellard
        break;
952 c896fe29 bellard
    case INDEX_op_sub_i32:
953 c896fe29 bellard
        c = ARITH_SUB;
954 c896fe29 bellard
        goto gen_arith;
955 c896fe29 bellard
    case INDEX_op_and_i32:
956 c896fe29 bellard
        c = ARITH_AND;
957 c896fe29 bellard
        goto gen_arith;
958 c896fe29 bellard
    case INDEX_op_or_i32:
959 c896fe29 bellard
        c = ARITH_OR;
960 c896fe29 bellard
        goto gen_arith;
961 c896fe29 bellard
    case INDEX_op_xor_i32:
962 c896fe29 bellard
        c = ARITH_XOR;
963 c896fe29 bellard
        goto gen_arith;
964 c896fe29 bellard
    case INDEX_op_add_i32:
965 c896fe29 bellard
        c = ARITH_ADD;
966 c896fe29 bellard
    gen_arith:
967 c896fe29 bellard
        if (const_args[2]) {
968 c896fe29 bellard
            tgen_arithi(s, c, args[0], args[2]);
969 c896fe29 bellard
        } else {
970 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (c << 3), args[2], args[0]);
971 c896fe29 bellard
        }
972 c896fe29 bellard
        break;
973 c896fe29 bellard
    case INDEX_op_mul_i32:
974 c896fe29 bellard
        if (const_args[2]) {
975 c896fe29 bellard
            int32_t val;
976 c896fe29 bellard
            val = args[2];
977 c896fe29 bellard
            if (val == (int8_t)val) {
978 c896fe29 bellard
                tcg_out_modrm(s, 0x6b, args[0], args[0]);
979 c896fe29 bellard
                tcg_out8(s, val);
980 c896fe29 bellard
            } else {
981 c896fe29 bellard
                tcg_out_modrm(s, 0x69, args[0], args[0]);
982 c896fe29 bellard
                tcg_out32(s, val);
983 c896fe29 bellard
            }
984 c896fe29 bellard
        } else {
985 c896fe29 bellard
            tcg_out_modrm(s, 0xaf | P_EXT, args[0], args[2]);
986 c896fe29 bellard
        }
987 c896fe29 bellard
        break;
988 c896fe29 bellard
    case INDEX_op_mulu2_i32:
989 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 4, args[3]);
990 c896fe29 bellard
        break;
991 c896fe29 bellard
    case INDEX_op_div2_i32:
992 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 7, args[4]);
993 c896fe29 bellard
        break;
994 c896fe29 bellard
    case INDEX_op_divu2_i32:
995 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 6, args[4]);
996 c896fe29 bellard
        break;
997 c896fe29 bellard
    case INDEX_op_shl_i32:
998 c896fe29 bellard
        c = SHIFT_SHL;
999 c896fe29 bellard
    gen_shift32:
1000 c896fe29 bellard
        if (const_args[2]) {
1001 c896fe29 bellard
            if (args[2] == 1) {
1002 c896fe29 bellard
                tcg_out_modrm(s, 0xd1, c, args[0]);
1003 c896fe29 bellard
            } else {
1004 c896fe29 bellard
                tcg_out_modrm(s, 0xc1, c, args[0]);
1005 c896fe29 bellard
                tcg_out8(s, args[2]);
1006 c896fe29 bellard
            }
1007 c896fe29 bellard
        } else {
1008 c896fe29 bellard
            tcg_out_modrm(s, 0xd3, c, args[0]);
1009 c896fe29 bellard
        }
1010 c896fe29 bellard
        break;
1011 c896fe29 bellard
    case INDEX_op_shr_i32:
1012 c896fe29 bellard
        c = SHIFT_SHR;
1013 c896fe29 bellard
        goto gen_shift32;
1014 c896fe29 bellard
    case INDEX_op_sar_i32:
1015 c896fe29 bellard
        c = SHIFT_SAR;
1016 c896fe29 bellard
        goto gen_shift32;
1017 c896fe29 bellard
        
1018 c896fe29 bellard
    case INDEX_op_add2_i32:
1019 c896fe29 bellard
        if (const_args[4]) 
1020 c896fe29 bellard
            tgen_arithi(s, ARITH_ADD, args[0], args[4]);
1021 c896fe29 bellard
        else
1022 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_ADD << 3), args[4], args[0]);
1023 c896fe29 bellard
        if (const_args[5]) 
1024 c896fe29 bellard
            tgen_arithi(s, ARITH_ADC, args[1], args[5]);
1025 c896fe29 bellard
        else
1026 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_ADC << 3), args[5], args[1]);
1027 c896fe29 bellard
        break;
1028 c896fe29 bellard
    case INDEX_op_sub2_i32:
1029 c896fe29 bellard
        if (const_args[4]) 
1030 c896fe29 bellard
            tgen_arithi(s, ARITH_SUB, args[0], args[4]);
1031 c896fe29 bellard
        else
1032 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_SUB << 3), args[4], args[0]);
1033 c896fe29 bellard
        if (const_args[5]) 
1034 c896fe29 bellard
            tgen_arithi(s, ARITH_SBB, args[1], args[5]);
1035 c896fe29 bellard
        else
1036 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_SBB << 3), args[5], args[1]);
1037 c896fe29 bellard
        break;
1038 c896fe29 bellard
    case INDEX_op_brcond_i32:
1039 c896fe29 bellard
        tcg_out_brcond(s, args[2], args[0], args[1], const_args[1], args[3]);
1040 c896fe29 bellard
        break;
1041 c896fe29 bellard
    case INDEX_op_brcond2_i32:
1042 c896fe29 bellard
        tcg_out_brcond2(s, args, const_args);
1043 c896fe29 bellard
        break;
1044 c896fe29 bellard
1045 c896fe29 bellard
    case INDEX_op_qemu_ld8u:
1046 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 0);
1047 c896fe29 bellard
        break;
1048 c896fe29 bellard
    case INDEX_op_qemu_ld8s:
1049 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 0 | 4);
1050 c896fe29 bellard
        break;
1051 c896fe29 bellard
    case INDEX_op_qemu_ld16u:
1052 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 1);
1053 c896fe29 bellard
        break;
1054 c896fe29 bellard
    case INDEX_op_qemu_ld16s:
1055 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 1 | 4);
1056 c896fe29 bellard
        break;
1057 c896fe29 bellard
    case INDEX_op_qemu_ld32u:
1058 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 2);
1059 c896fe29 bellard
        break;
1060 c896fe29 bellard
    case INDEX_op_qemu_ld64:
1061 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 3);
1062 c896fe29 bellard
        break;
1063 c896fe29 bellard
        
1064 c896fe29 bellard
    case INDEX_op_qemu_st8:
1065 c896fe29 bellard
        tcg_out_qemu_st(s, args, 0);
1066 c896fe29 bellard
        break;
1067 c896fe29 bellard
    case INDEX_op_qemu_st16:
1068 c896fe29 bellard
        tcg_out_qemu_st(s, args, 1);
1069 c896fe29 bellard
        break;
1070 c896fe29 bellard
    case INDEX_op_qemu_st32:
1071 c896fe29 bellard
        tcg_out_qemu_st(s, args, 2);
1072 c896fe29 bellard
        break;
1073 c896fe29 bellard
    case INDEX_op_qemu_st64:
1074 c896fe29 bellard
        tcg_out_qemu_st(s, args, 3);
1075 c896fe29 bellard
        break;
1076 c896fe29 bellard
1077 c896fe29 bellard
    default:
1078 c896fe29 bellard
        tcg_abort();
1079 c896fe29 bellard
    }
1080 c896fe29 bellard
}
1081 c896fe29 bellard
1082 c896fe29 bellard
static const TCGTargetOpDef x86_op_defs[] = {
1083 c896fe29 bellard
    { INDEX_op_exit_tb, { } },
1084 c896fe29 bellard
    { INDEX_op_goto_tb, { } },
1085 c896fe29 bellard
    { INDEX_op_call, { "ri" } },
1086 c896fe29 bellard
    { INDEX_op_jmp, { "ri" } },
1087 c896fe29 bellard
    { INDEX_op_br, { } },
1088 c896fe29 bellard
    { INDEX_op_mov_i32, { "r", "r" } },
1089 c896fe29 bellard
    { INDEX_op_movi_i32, { "r" } },
1090 c896fe29 bellard
    { INDEX_op_ld8u_i32, { "r", "r" } },
1091 c896fe29 bellard
    { INDEX_op_ld8s_i32, { "r", "r" } },
1092 c896fe29 bellard
    { INDEX_op_ld16u_i32, { "r", "r" } },
1093 c896fe29 bellard
    { INDEX_op_ld16s_i32, { "r", "r" } },
1094 c896fe29 bellard
    { INDEX_op_ld_i32, { "r", "r" } },
1095 c896fe29 bellard
    { INDEX_op_st8_i32, { "q", "r" } },
1096 c896fe29 bellard
    { INDEX_op_st16_i32, { "r", "r" } },
1097 c896fe29 bellard
    { INDEX_op_st_i32, { "r", "r" } },
1098 c896fe29 bellard
1099 c896fe29 bellard
    { INDEX_op_add_i32, { "r", "0", "ri" } },
1100 c896fe29 bellard
    { INDEX_op_sub_i32, { "r", "0", "ri" } },
1101 c896fe29 bellard
    { INDEX_op_mul_i32, { "r", "0", "ri" } },
1102 c896fe29 bellard
    { INDEX_op_mulu2_i32, { "a", "d", "a", "r" } },
1103 c896fe29 bellard
    { INDEX_op_div2_i32, { "a", "d", "0", "1", "r" } },
1104 c896fe29 bellard
    { INDEX_op_divu2_i32, { "a", "d", "0", "1", "r" } },
1105 c896fe29 bellard
    { INDEX_op_and_i32, { "r", "0", "ri" } },
1106 c896fe29 bellard
    { INDEX_op_or_i32, { "r", "0", "ri" } },
1107 c896fe29 bellard
    { INDEX_op_xor_i32, { "r", "0", "ri" } },
1108 c896fe29 bellard
1109 c896fe29 bellard
    { INDEX_op_shl_i32, { "r", "0", "ci" } },
1110 c896fe29 bellard
    { INDEX_op_shr_i32, { "r", "0", "ci" } },
1111 c896fe29 bellard
    { INDEX_op_sar_i32, { "r", "0", "ci" } },
1112 c896fe29 bellard
1113 c896fe29 bellard
    { INDEX_op_brcond_i32, { "r", "ri" } },
1114 c896fe29 bellard
1115 c896fe29 bellard
    { INDEX_op_add2_i32, { "r", "r", "0", "1", "ri", "ri" } },
1116 c896fe29 bellard
    { INDEX_op_sub2_i32, { "r", "r", "0", "1", "ri", "ri" } },
1117 c896fe29 bellard
    { INDEX_op_brcond2_i32, { "r", "r", "ri", "ri" } },
1118 c896fe29 bellard
1119 c896fe29 bellard
#if TARGET_LONG_BITS == 32
1120 c896fe29 bellard
    { INDEX_op_qemu_ld8u, { "r", "L" } },
1121 c896fe29 bellard
    { INDEX_op_qemu_ld8s, { "r", "L" } },
1122 c896fe29 bellard
    { INDEX_op_qemu_ld16u, { "r", "L" } },
1123 c896fe29 bellard
    { INDEX_op_qemu_ld16s, { "r", "L" } },
1124 c896fe29 bellard
    { INDEX_op_qemu_ld32u, { "r", "L" } },
1125 c896fe29 bellard
    { INDEX_op_qemu_ld64, { "r", "r", "L" } },
1126 c896fe29 bellard
1127 c896fe29 bellard
    { INDEX_op_qemu_st8, { "cb", "L" } },
1128 c896fe29 bellard
    { INDEX_op_qemu_st16, { "L", "L" } },
1129 c896fe29 bellard
    { INDEX_op_qemu_st32, { "L", "L" } },
1130 c896fe29 bellard
    { INDEX_op_qemu_st64, { "L", "L", "L" } },
1131 c896fe29 bellard
#else
1132 c896fe29 bellard
    { INDEX_op_qemu_ld8u, { "r", "L", "L" } },
1133 c896fe29 bellard
    { INDEX_op_qemu_ld8s, { "r", "L", "L" } },
1134 c896fe29 bellard
    { INDEX_op_qemu_ld16u, { "r", "L", "L" } },
1135 c896fe29 bellard
    { INDEX_op_qemu_ld16s, { "r", "L", "L" } },
1136 c896fe29 bellard
    { INDEX_op_qemu_ld32u, { "r", "L", "L" } },
1137 c896fe29 bellard
    { INDEX_op_qemu_ld64, { "r", "r", "L", "L" } },
1138 c896fe29 bellard
1139 c896fe29 bellard
    { INDEX_op_qemu_st8, { "cb", "L", "L" } },
1140 c896fe29 bellard
    { INDEX_op_qemu_st16, { "L", "L", "L" } },
1141 c896fe29 bellard
    { INDEX_op_qemu_st32, { "L", "L", "L" } },
1142 c896fe29 bellard
    { INDEX_op_qemu_st64, { "L", "L", "L", "L" } },
1143 c896fe29 bellard
#endif
1144 c896fe29 bellard
    { -1 },
1145 c896fe29 bellard
};
1146 c896fe29 bellard
1147 c896fe29 bellard
void tcg_target_init(TCGContext *s)
1148 c896fe29 bellard
{
1149 c896fe29 bellard
    /* fail safe */
1150 c896fe29 bellard
    if ((1 << CPU_TLB_ENTRY_BITS) != sizeof(CPUTLBEntry))
1151 c896fe29 bellard
        tcg_abort();
1152 c896fe29 bellard
1153 c896fe29 bellard
    tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I32], 0, 0xff);
1154 c896fe29 bellard
    tcg_regset_set32(tcg_target_call_clobber_regs, 0,
1155 c896fe29 bellard
                     (1 << TCG_REG_EAX) | 
1156 c896fe29 bellard
                     (1 << TCG_REG_EDX) | 
1157 c896fe29 bellard
                     (1 << TCG_REG_ECX));
1158 c896fe29 bellard
    
1159 c896fe29 bellard
    tcg_regset_clear(s->reserved_regs);
1160 c896fe29 bellard
    tcg_regset_set_reg(s->reserved_regs, TCG_REG_ESP);
1161 c896fe29 bellard
1162 c896fe29 bellard
    tcg_add_target_add_op_defs(x86_op_defs);
1163 c896fe29 bellard
}