Statistics
| Branch: | Revision:

root / tcg / x86_64 / tcg-target.c @ 64584218

History | View | Annotate | Download (40.5 kB)

1 c896fe29 bellard
/*
2 c896fe29 bellard
 * Tiny Code Generator for QEMU
3 c896fe29 bellard
 *
4 c896fe29 bellard
 * Copyright (c) 2008 Fabrice Bellard
5 c896fe29 bellard
 *
6 c896fe29 bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 c896fe29 bellard
 * of this software and associated documentation files (the "Software"), to deal
8 c896fe29 bellard
 * in the Software without restriction, including without limitation the rights
9 c896fe29 bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 c896fe29 bellard
 * copies of the Software, and to permit persons to whom the Software is
11 c896fe29 bellard
 * furnished to do so, subject to the following conditions:
12 c896fe29 bellard
 *
13 c896fe29 bellard
 * The above copyright notice and this permission notice shall be included in
14 c896fe29 bellard
 * all copies or substantial portions of the Software.
15 c896fe29 bellard
 *
16 c896fe29 bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 c896fe29 bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 c896fe29 bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 c896fe29 bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 c896fe29 bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 c896fe29 bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 c896fe29 bellard
 * THE SOFTWARE.
23 c896fe29 bellard
 */
24 d4a9eb1f blueswir1
25 d4a9eb1f blueswir1
#ifndef NDEBUG
26 d4a9eb1f blueswir1
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = {
27 c896fe29 bellard
    "%rax",
28 c896fe29 bellard
    "%rcx",
29 c896fe29 bellard
    "%rdx",
30 c896fe29 bellard
    "%rbx",
31 c896fe29 bellard
    "%rsp",
32 c896fe29 bellard
    "%rbp",
33 c896fe29 bellard
    "%rsi",
34 c896fe29 bellard
    "%rdi",
35 c896fe29 bellard
    "%r8",
36 c896fe29 bellard
    "%r9",
37 c896fe29 bellard
    "%r10",
38 c896fe29 bellard
    "%r11",
39 c896fe29 bellard
    "%r12",
40 c896fe29 bellard
    "%r13",
41 c896fe29 bellard
    "%r14",
42 c896fe29 bellard
    "%r15",
43 c896fe29 bellard
};
44 d4a9eb1f blueswir1
#endif
45 c896fe29 bellard
46 d4a9eb1f blueswir1
static const int tcg_target_reg_alloc_order[] = {
47 c896fe29 bellard
    TCG_REG_RBP,
48 c896fe29 bellard
    TCG_REG_RBX,
49 c896fe29 bellard
    TCG_REG_R12,
50 c896fe29 bellard
    TCG_REG_R13,
51 c896fe29 bellard
    TCG_REG_R14,
52 c896fe29 bellard
    TCG_REG_R15,
53 79d342dc aurel32
    TCG_REG_R10,
54 79d342dc aurel32
    TCG_REG_R11,
55 79d342dc aurel32
    TCG_REG_R9,
56 79d342dc aurel32
    TCG_REG_R8,
57 79d342dc aurel32
    TCG_REG_RCX,
58 79d342dc aurel32
    TCG_REG_RDX,
59 79d342dc aurel32
    TCG_REG_RSI,
60 79d342dc aurel32
    TCG_REG_RDI,
61 79d342dc aurel32
    TCG_REG_RAX,
62 c896fe29 bellard
};
63 c896fe29 bellard
64 d4a9eb1f blueswir1
static const int tcg_target_call_iarg_regs[6] = {
65 c896fe29 bellard
    TCG_REG_RDI,
66 c896fe29 bellard
    TCG_REG_RSI,
67 c896fe29 bellard
    TCG_REG_RDX,
68 c896fe29 bellard
    TCG_REG_RCX,
69 c896fe29 bellard
    TCG_REG_R8,
70 c896fe29 bellard
    TCG_REG_R9,
71 c896fe29 bellard
};
72 c896fe29 bellard
73 d4a9eb1f blueswir1
static const int tcg_target_call_oarg_regs[2] = {
74 c896fe29 bellard
    TCG_REG_RAX, 
75 c896fe29 bellard
    TCG_REG_RDX 
76 c896fe29 bellard
};
77 c896fe29 bellard
78 b03cce8e bellard
static uint8_t *tb_ret_addr;
79 b03cce8e bellard
80 c896fe29 bellard
static void patch_reloc(uint8_t *code_ptr, int type, 
81 f54b3f92 aurel32
                        tcg_target_long value, tcg_target_long addend)
82 c896fe29 bellard
{
83 f54b3f92 aurel32
    value += addend;
84 c896fe29 bellard
    switch(type) {
85 c896fe29 bellard
    case R_X86_64_32:
86 c896fe29 bellard
        if (value != (uint32_t)value)
87 c896fe29 bellard
            tcg_abort();
88 c896fe29 bellard
        *(uint32_t *)code_ptr = value;
89 c896fe29 bellard
        break;
90 c896fe29 bellard
    case R_X86_64_32S:
91 c896fe29 bellard
        if (value != (int32_t)value)
92 c896fe29 bellard
            tcg_abort();
93 c896fe29 bellard
        *(uint32_t *)code_ptr = value;
94 c896fe29 bellard
        break;
95 c896fe29 bellard
    case R_386_PC32:
96 c896fe29 bellard
        value -= (long)code_ptr;
97 c896fe29 bellard
        if (value != (int32_t)value)
98 c896fe29 bellard
            tcg_abort();
99 c896fe29 bellard
        *(uint32_t *)code_ptr = value;
100 c896fe29 bellard
        break;
101 c896fe29 bellard
    default:
102 c896fe29 bellard
        tcg_abort();
103 c896fe29 bellard
    }
104 c896fe29 bellard
}
105 c896fe29 bellard
106 c896fe29 bellard
/* maximum number of register used for input function arguments */
107 c896fe29 bellard
static inline int tcg_target_get_call_iarg_regs_count(int flags)
108 c896fe29 bellard
{
109 c896fe29 bellard
    return 6;
110 c896fe29 bellard
}
111 c896fe29 bellard
112 c896fe29 bellard
/* parse target specific constraints */
113 8fcd3692 blueswir1
static int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str)
114 c896fe29 bellard
{
115 c896fe29 bellard
    const char *ct_str;
116 c896fe29 bellard
117 c896fe29 bellard
    ct_str = *pct_str;
118 c896fe29 bellard
    switch(ct_str[0]) {
119 c896fe29 bellard
    case 'a':
120 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
121 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RAX);
122 c896fe29 bellard
        break;
123 c896fe29 bellard
    case 'b':
124 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
125 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RBX);
126 c896fe29 bellard
        break;
127 c896fe29 bellard
    case 'c':
128 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
129 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RCX);
130 c896fe29 bellard
        break;
131 c896fe29 bellard
    case 'd':
132 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
133 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RDX);
134 c896fe29 bellard
        break;
135 c896fe29 bellard
    case 'S':
136 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
137 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RSI);
138 c896fe29 bellard
        break;
139 c896fe29 bellard
    case 'D':
140 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
141 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RDI);
142 c896fe29 bellard
        break;
143 c896fe29 bellard
    case 'q':
144 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
145 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xf);
146 c896fe29 bellard
        break;
147 c896fe29 bellard
    case 'r':
148 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
149 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xffff);
150 c896fe29 bellard
        break;
151 c896fe29 bellard
    case 'L': /* qemu_ld/st constraint */
152 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
153 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xffff);
154 c896fe29 bellard
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_RSI);
155 c896fe29 bellard
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_RDI);
156 c896fe29 bellard
        break;
157 c896fe29 bellard
    case 'e':
158 c896fe29 bellard
        ct->ct |= TCG_CT_CONST_S32;
159 c896fe29 bellard
        break;
160 c896fe29 bellard
    case 'Z':
161 c896fe29 bellard
        ct->ct |= TCG_CT_CONST_U32;
162 c896fe29 bellard
        break;
163 c896fe29 bellard
    default:
164 c896fe29 bellard
        return -1;
165 c896fe29 bellard
    }
166 c896fe29 bellard
    ct_str++;
167 c896fe29 bellard
    *pct_str = ct_str;
168 c896fe29 bellard
    return 0;
169 c896fe29 bellard
}
170 c896fe29 bellard
171 c896fe29 bellard
/* test if a constant matches the constraint */
172 c896fe29 bellard
static inline int tcg_target_const_match(tcg_target_long val,
173 c896fe29 bellard
                                         const TCGArgConstraint *arg_ct)
174 c896fe29 bellard
{
175 c896fe29 bellard
    int ct;
176 c896fe29 bellard
    ct = arg_ct->ct;
177 c896fe29 bellard
    if (ct & TCG_CT_CONST)
178 c896fe29 bellard
        return 1;
179 c896fe29 bellard
    else if ((ct & TCG_CT_CONST_S32) && val == (int32_t)val)
180 c896fe29 bellard
        return 1;
181 c896fe29 bellard
    else if ((ct & TCG_CT_CONST_U32) && val == (uint32_t)val)
182 c896fe29 bellard
        return 1;
183 c896fe29 bellard
    else
184 c896fe29 bellard
        return 0;
185 c896fe29 bellard
}
186 c896fe29 bellard
187 c896fe29 bellard
#define ARITH_ADD 0
188 c896fe29 bellard
#define ARITH_OR  1
189 c896fe29 bellard
#define ARITH_ADC 2
190 c896fe29 bellard
#define ARITH_SBB 3
191 c896fe29 bellard
#define ARITH_AND 4
192 c896fe29 bellard
#define ARITH_SUB 5
193 c896fe29 bellard
#define ARITH_XOR 6
194 c896fe29 bellard
#define ARITH_CMP 7
195 c896fe29 bellard
196 d42f183c aurel32
#define SHIFT_ROL 0
197 d42f183c aurel32
#define SHIFT_ROR 1
198 c896fe29 bellard
#define SHIFT_SHL 4
199 c896fe29 bellard
#define SHIFT_SHR 5
200 c896fe29 bellard
#define SHIFT_SAR 7
201 c896fe29 bellard
202 c896fe29 bellard
#define JCC_JMP (-1)
203 c896fe29 bellard
#define JCC_JO  0x0
204 c896fe29 bellard
#define JCC_JNO 0x1
205 c896fe29 bellard
#define JCC_JB  0x2
206 c896fe29 bellard
#define JCC_JAE 0x3
207 c896fe29 bellard
#define JCC_JE  0x4
208 c896fe29 bellard
#define JCC_JNE 0x5
209 c896fe29 bellard
#define JCC_JBE 0x6
210 c896fe29 bellard
#define JCC_JA  0x7
211 c896fe29 bellard
#define JCC_JS  0x8
212 c896fe29 bellard
#define JCC_JNS 0x9
213 c896fe29 bellard
#define JCC_JP  0xa
214 c896fe29 bellard
#define JCC_JNP 0xb
215 c896fe29 bellard
#define JCC_JL  0xc
216 c896fe29 bellard
#define JCC_JGE 0xd
217 c896fe29 bellard
#define JCC_JLE 0xe
218 c896fe29 bellard
#define JCC_JG  0xf
219 c896fe29 bellard
220 c896fe29 bellard
#define P_EXT   0x100 /* 0x0f opcode prefix */
221 c896fe29 bellard
#define P_REXW  0x200 /* set rex.w = 1 */
222 3c3a1d20 bellard
#define P_REXB  0x400 /* force rex use for byte registers */
223 c896fe29 bellard
                                  
224 c896fe29 bellard
static const uint8_t tcg_cond_to_jcc[10] = {
225 c896fe29 bellard
    [TCG_COND_EQ] = JCC_JE,
226 c896fe29 bellard
    [TCG_COND_NE] = JCC_JNE,
227 c896fe29 bellard
    [TCG_COND_LT] = JCC_JL,
228 c896fe29 bellard
    [TCG_COND_GE] = JCC_JGE,
229 c896fe29 bellard
    [TCG_COND_LE] = JCC_JLE,
230 c896fe29 bellard
    [TCG_COND_GT] = JCC_JG,
231 c896fe29 bellard
    [TCG_COND_LTU] = JCC_JB,
232 c896fe29 bellard
    [TCG_COND_GEU] = JCC_JAE,
233 c896fe29 bellard
    [TCG_COND_LEU] = JCC_JBE,
234 c896fe29 bellard
    [TCG_COND_GTU] = JCC_JA,
235 c896fe29 bellard
};
236 c896fe29 bellard
237 c896fe29 bellard
static inline void tcg_out_opc(TCGContext *s, int opc, int r, int rm, int x)
238 c896fe29 bellard
{
239 c896fe29 bellard
    int rex;
240 c896fe29 bellard
    rex = ((opc >> 6) & 0x8) | ((r >> 1) & 0x4) | 
241 c896fe29 bellard
        ((x >> 2) & 2) | ((rm >> 3) & 1);
242 33759846 bellard
    if (rex || (opc & P_REXB)) {
243 c896fe29 bellard
        tcg_out8(s, rex | 0x40);
244 c896fe29 bellard
    }
245 c896fe29 bellard
    if (opc & P_EXT)
246 c896fe29 bellard
        tcg_out8(s, 0x0f);
247 9e622b15 blueswir1
    tcg_out8(s, opc & 0xff);
248 c896fe29 bellard
}
249 c896fe29 bellard
250 c896fe29 bellard
static inline void tcg_out_modrm(TCGContext *s, int opc, int r, int rm)
251 c896fe29 bellard
{
252 c896fe29 bellard
    tcg_out_opc(s, opc, r, rm, 0);
253 c896fe29 bellard
    tcg_out8(s, 0xc0 | ((r & 7) << 3) | (rm & 7));
254 c896fe29 bellard
}
255 c896fe29 bellard
256 c896fe29 bellard
/* rm < 0 means no register index plus (-rm - 1 immediate bytes) */
257 c896fe29 bellard
static inline void tcg_out_modrm_offset(TCGContext *s, int opc, int r, int rm, 
258 c896fe29 bellard
                                        tcg_target_long offset)
259 c896fe29 bellard
{
260 c896fe29 bellard
    if (rm < 0) {
261 c896fe29 bellard
        tcg_target_long val;
262 c896fe29 bellard
        tcg_out_opc(s, opc, r, 0, 0);
263 c896fe29 bellard
        val = offset - ((tcg_target_long)s->code_ptr + 5 + (-rm - 1));
264 c896fe29 bellard
        if (val == (int32_t)val) {
265 c896fe29 bellard
            /* eip relative */
266 c896fe29 bellard
            tcg_out8(s, 0x05 | ((r & 7) << 3));
267 c896fe29 bellard
            tcg_out32(s, val);
268 c896fe29 bellard
        } else if (offset == (int32_t)offset) {
269 c896fe29 bellard
            tcg_out8(s, 0x04 | ((r & 7) << 3));
270 c896fe29 bellard
            tcg_out8(s, 0x25); /* sib */
271 c896fe29 bellard
            tcg_out32(s, offset);
272 c896fe29 bellard
        } else {
273 c896fe29 bellard
            tcg_abort();
274 c896fe29 bellard
        }
275 c896fe29 bellard
    } else if (offset == 0 && (rm & 7) != TCG_REG_RBP) {
276 c896fe29 bellard
        tcg_out_opc(s, opc, r, rm, 0);
277 c896fe29 bellard
        if ((rm & 7) == TCG_REG_RSP) {
278 c896fe29 bellard
            tcg_out8(s, 0x04 | ((r & 7) << 3));
279 c896fe29 bellard
            tcg_out8(s, 0x24);
280 c896fe29 bellard
        } else {
281 c896fe29 bellard
            tcg_out8(s, 0x00 | ((r & 7) << 3) | (rm & 7));
282 c896fe29 bellard
        }
283 c896fe29 bellard
    } else if ((int8_t)offset == offset) {
284 c896fe29 bellard
        tcg_out_opc(s, opc, r, rm, 0);
285 c896fe29 bellard
        if ((rm & 7) == TCG_REG_RSP) {
286 c896fe29 bellard
            tcg_out8(s, 0x44 | ((r & 7) << 3));
287 c896fe29 bellard
            tcg_out8(s, 0x24);
288 c896fe29 bellard
        } else {
289 c896fe29 bellard
            tcg_out8(s, 0x40 | ((r & 7) << 3) | (rm & 7));
290 c896fe29 bellard
        }
291 c896fe29 bellard
        tcg_out8(s, offset);
292 c896fe29 bellard
    } else {
293 c896fe29 bellard
        tcg_out_opc(s, opc, r, rm, 0);
294 c896fe29 bellard
        if ((rm & 7) == TCG_REG_RSP) {
295 c896fe29 bellard
            tcg_out8(s, 0x84 | ((r & 7) << 3));
296 c896fe29 bellard
            tcg_out8(s, 0x24);
297 c896fe29 bellard
        } else {
298 c896fe29 bellard
            tcg_out8(s, 0x80 | ((r & 7) << 3) | (rm & 7));
299 c896fe29 bellard
        }
300 c896fe29 bellard
        tcg_out32(s, offset);
301 c896fe29 bellard
    }
302 c896fe29 bellard
}
303 c896fe29 bellard
304 bffd92fe blueswir1
#if defined(CONFIG_SOFTMMU)
305 c896fe29 bellard
/* XXX: incomplete. index must be different from ESP */
306 c896fe29 bellard
static void tcg_out_modrm_offset2(TCGContext *s, int opc, int r, int rm, 
307 c896fe29 bellard
                                  int index, int shift,
308 c896fe29 bellard
                                  tcg_target_long offset)
309 c896fe29 bellard
{
310 c896fe29 bellard
    int mod;
311 c896fe29 bellard
    if (rm == -1)
312 c896fe29 bellard
        tcg_abort();
313 c896fe29 bellard
    if (offset == 0 && (rm & 7) != TCG_REG_RBP) {
314 c896fe29 bellard
        mod = 0;
315 c896fe29 bellard
    } else if (offset == (int8_t)offset) {
316 c896fe29 bellard
        mod = 0x40;
317 c896fe29 bellard
    } else if (offset == (int32_t)offset) {
318 c896fe29 bellard
        mod = 0x80;
319 c896fe29 bellard
    } else {
320 c896fe29 bellard
        tcg_abort();
321 c896fe29 bellard
    }
322 c896fe29 bellard
    if (index == -1) {
323 c896fe29 bellard
        tcg_out_opc(s, opc, r, rm, 0);
324 c896fe29 bellard
        if ((rm & 7) == TCG_REG_RSP) {
325 c896fe29 bellard
            tcg_out8(s, mod | ((r & 7) << 3) | 0x04);
326 c896fe29 bellard
            tcg_out8(s, 0x04 | (rm & 7));
327 c896fe29 bellard
        } else {
328 c896fe29 bellard
            tcg_out8(s, mod | ((r & 7) << 3) | (rm & 7));
329 c896fe29 bellard
        }
330 c896fe29 bellard
    } else {
331 c896fe29 bellard
        tcg_out_opc(s, opc, r, rm, index);
332 c896fe29 bellard
        tcg_out8(s, mod | ((r & 7) << 3) | 0x04);
333 c896fe29 bellard
        tcg_out8(s, (shift << 6) | ((index & 7) << 3) | (rm & 7));
334 c896fe29 bellard
    }
335 c896fe29 bellard
    if (mod == 0x40) {
336 c896fe29 bellard
        tcg_out8(s, offset);
337 c896fe29 bellard
    } else if (mod == 0x80) {
338 c896fe29 bellard
        tcg_out32(s, offset);
339 c896fe29 bellard
    }
340 c896fe29 bellard
}
341 bffd92fe blueswir1
#endif
342 c896fe29 bellard
343 c896fe29 bellard
static inline void tcg_out_mov(TCGContext *s, int ret, int arg)
344 c896fe29 bellard
{
345 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | P_REXW, ret, arg);
346 c896fe29 bellard
}
347 c896fe29 bellard
348 c896fe29 bellard
static inline void tcg_out_movi(TCGContext *s, TCGType type, 
349 c896fe29 bellard
                                int ret, tcg_target_long arg)
350 c896fe29 bellard
{
351 c896fe29 bellard
    if (arg == 0) {
352 c896fe29 bellard
        tcg_out_modrm(s, 0x01 | (ARITH_XOR << 3), ret, ret); /* xor r0,r0 */
353 c896fe29 bellard
    } else if (arg == (uint32_t)arg || type == TCG_TYPE_I32) {
354 c896fe29 bellard
        tcg_out_opc(s, 0xb8 + (ret & 7), 0, ret, 0);
355 c896fe29 bellard
        tcg_out32(s, arg);
356 c896fe29 bellard
    } else if (arg == (int32_t)arg) {
357 c896fe29 bellard
        tcg_out_modrm(s, 0xc7 | P_REXW, 0, ret);
358 c896fe29 bellard
        tcg_out32(s, arg);
359 c896fe29 bellard
    } else {
360 c896fe29 bellard
        tcg_out_opc(s, (0xb8 + (ret & 7)) | P_REXW, 0, ret, 0);
361 c896fe29 bellard
        tcg_out32(s, arg);
362 c896fe29 bellard
        tcg_out32(s, arg >> 32);
363 c896fe29 bellard
    }
364 c896fe29 bellard
}
365 c896fe29 bellard
366 abb6ae2c malc
static void tcg_out_goto(TCGContext *s, int call, uint8_t *target)
367 abb6ae2c malc
{
368 abb6ae2c malc
    int32_t disp;
369 abb6ae2c malc
370 abb6ae2c malc
    disp = target - s->code_ptr - 5;
371 abb6ae2c malc
    if (disp == (target - s->code_ptr - 5)) {
372 abb6ae2c malc
        tcg_out8(s, call ? 0xe8 : 0xe9);
373 abb6ae2c malc
        tcg_out32(s, disp);
374 abb6ae2c malc
    } else {
375 abb6ae2c malc
        tcg_out_movi(s, TCG_TYPE_PTR, TCG_REG_R10, (tcg_target_long) target);
376 abb6ae2c malc
        tcg_out_modrm(s, 0xff, call ? 2 : 4, TCG_REG_R10);
377 abb6ae2c malc
    }
378 abb6ae2c malc
}
379 abb6ae2c malc
380 e4d5434c blueswir1
static inline void tcg_out_ld(TCGContext *s, TCGType type, int ret,
381 c896fe29 bellard
                              int arg1, tcg_target_long arg2)
382 c896fe29 bellard
{
383 e4d5434c blueswir1
    if (type == TCG_TYPE_I32)
384 e4d5434c blueswir1
        tcg_out_modrm_offset(s, 0x8b, ret, arg1, arg2); /* movl */
385 e4d5434c blueswir1
    else
386 e4d5434c blueswir1
        tcg_out_modrm_offset(s, 0x8b | P_REXW, ret, arg1, arg2); /* movq */
387 c896fe29 bellard
}
388 c896fe29 bellard
389 e4d5434c blueswir1
static inline void tcg_out_st(TCGContext *s, TCGType type, int arg,
390 c896fe29 bellard
                              int arg1, tcg_target_long arg2)
391 c896fe29 bellard
{
392 e4d5434c blueswir1
    if (type == TCG_TYPE_I32)
393 e4d5434c blueswir1
        tcg_out_modrm_offset(s, 0x89, arg, arg1, arg2); /* movl */
394 e4d5434c blueswir1
    else
395 e4d5434c blueswir1
        tcg_out_modrm_offset(s, 0x89 | P_REXW, arg, arg1, arg2); /* movq */
396 c896fe29 bellard
}
397 c896fe29 bellard
398 c896fe29 bellard
static inline void tgen_arithi32(TCGContext *s, int c, int r0, int32_t val)
399 c896fe29 bellard
{
400 a4b18c6d Aurelien Jarno
    if ((c == ARITH_ADD && val == 1) || (c == ARITH_SUB && val == -1)) {
401 a4b18c6d Aurelien Jarno
        /* inc */
402 a4b18c6d Aurelien Jarno
        tcg_out_modrm(s, 0xff, 0, r0);
403 a4b18c6d Aurelien Jarno
    } else if ((c == ARITH_ADD && val == -1) || (c == ARITH_SUB && val == 1)) {
404 a4b18c6d Aurelien Jarno
        /* dec */
405 a4b18c6d Aurelien Jarno
        tcg_out_modrm(s, 0xff, 1, r0);
406 a4b18c6d Aurelien Jarno
    } else if (val == (int8_t)val) {
407 c896fe29 bellard
        tcg_out_modrm(s, 0x83, c, r0);
408 c896fe29 bellard
        tcg_out8(s, val);
409 733fef0e pbrook
    } else if (c == ARITH_AND && val == 0xffu) {
410 733fef0e pbrook
        /* movzbl */
411 733fef0e pbrook
        tcg_out_modrm(s, 0xb6 | P_EXT | P_REXB, r0, r0);
412 733fef0e pbrook
    } else if (c == ARITH_AND && val == 0xffffu) {
413 733fef0e pbrook
        /* movzwl */
414 733fef0e pbrook
        tcg_out_modrm(s, 0xb7 | P_EXT, r0, r0);
415 c896fe29 bellard
    } else {
416 c896fe29 bellard
        tcg_out_modrm(s, 0x81, c, r0);
417 c896fe29 bellard
        tcg_out32(s, val);
418 c896fe29 bellard
    }
419 c896fe29 bellard
}
420 c896fe29 bellard
421 c896fe29 bellard
static inline void tgen_arithi64(TCGContext *s, int c, int r0, int64_t val)
422 c896fe29 bellard
{
423 a4b18c6d Aurelien Jarno
    if ((c == ARITH_ADD && val == 1) || (c == ARITH_SUB && val == -1)) {
424 a4b18c6d Aurelien Jarno
        /* inc */
425 a4b18c6d Aurelien Jarno
        tcg_out_modrm(s, 0xff | P_REXW, 0, r0);
426 a4b18c6d Aurelien Jarno
    } else if ((c == ARITH_ADD && val == -1) || (c == ARITH_SUB && val == 1)) {
427 a4b18c6d Aurelien Jarno
        /* dec */
428 a4b18c6d Aurelien Jarno
        tcg_out_modrm(s, 0xff | P_REXW, 1, r0);
429 a4b18c6d Aurelien Jarno
    } else if (val == (int8_t)val) {
430 c896fe29 bellard
        tcg_out_modrm(s, 0x83 | P_REXW, c, r0);
431 c896fe29 bellard
        tcg_out8(s, val);
432 733fef0e pbrook
    } else if (c == ARITH_AND && val == 0xffu) {
433 733fef0e pbrook
        /* movzbl */
434 733fef0e pbrook
        tcg_out_modrm(s, 0xb6 | P_EXT | P_REXW, r0, r0);
435 733fef0e pbrook
    } else if (c == ARITH_AND && val == 0xffffu) {
436 733fef0e pbrook
        /* movzwl */
437 733fef0e pbrook
        tcg_out_modrm(s, 0xb7 | P_EXT | P_REXW, r0, r0);
438 733fef0e pbrook
    } else if (c == ARITH_AND && val == 0xffffffffu) {
439 733fef0e pbrook
        /* 32-bit mov zero extends */
440 733fef0e pbrook
        tcg_out_modrm(s, 0x8b, r0, r0);
441 c896fe29 bellard
    } else if (val == (int32_t)val) {
442 c896fe29 bellard
        tcg_out_modrm(s, 0x81 | P_REXW, c, r0);
443 c896fe29 bellard
        tcg_out32(s, val);
444 c896fe29 bellard
    } else if (c == ARITH_AND && val == (uint32_t)val) {
445 c896fe29 bellard
        tcg_out_modrm(s, 0x81, c, r0);
446 c896fe29 bellard
        tcg_out32(s, val);
447 c896fe29 bellard
    } else {
448 c896fe29 bellard
        tcg_abort();
449 c896fe29 bellard
    }
450 c896fe29 bellard
}
451 c896fe29 bellard
452 8fcd3692 blueswir1
static void tcg_out_addi(TCGContext *s, int reg, tcg_target_long val)
453 c896fe29 bellard
{
454 c896fe29 bellard
    if (val != 0)
455 c896fe29 bellard
        tgen_arithi64(s, ARITH_ADD, reg, val);
456 c896fe29 bellard
}
457 c896fe29 bellard
458 c896fe29 bellard
static void tcg_out_jxx(TCGContext *s, int opc, int label_index)
459 c896fe29 bellard
{
460 c896fe29 bellard
    int32_t val, val1;
461 c896fe29 bellard
    TCGLabel *l = &s->labels[label_index];
462 c896fe29 bellard
    
463 c896fe29 bellard
    if (l->has_value) {
464 c896fe29 bellard
        val = l->u.value - (tcg_target_long)s->code_ptr;
465 c896fe29 bellard
        val1 = val - 2;
466 c896fe29 bellard
        if ((int8_t)val1 == val1) {
467 c896fe29 bellard
            if (opc == -1)
468 c896fe29 bellard
                tcg_out8(s, 0xeb);
469 c896fe29 bellard
            else
470 c896fe29 bellard
                tcg_out8(s, 0x70 + opc);
471 c896fe29 bellard
            tcg_out8(s, val1);
472 c896fe29 bellard
        } else {
473 c896fe29 bellard
            if (opc == -1) {
474 c896fe29 bellard
                tcg_out8(s, 0xe9);
475 c896fe29 bellard
                tcg_out32(s, val - 5);
476 c896fe29 bellard
            } else {
477 c896fe29 bellard
                tcg_out8(s, 0x0f);
478 c896fe29 bellard
                tcg_out8(s, 0x80 + opc);
479 c896fe29 bellard
                tcg_out32(s, val - 6);
480 c896fe29 bellard
            }
481 c896fe29 bellard
        }
482 c896fe29 bellard
    } else {
483 c896fe29 bellard
        if (opc == -1) {
484 c896fe29 bellard
            tcg_out8(s, 0xe9);
485 c896fe29 bellard
        } else {
486 c896fe29 bellard
            tcg_out8(s, 0x0f);
487 c896fe29 bellard
            tcg_out8(s, 0x80 + opc);
488 c896fe29 bellard
        }
489 c896fe29 bellard
        tcg_out_reloc(s, s->code_ptr, R_386_PC32, label_index, -4);
490 623e265c pbrook
        s->code_ptr += 4;
491 c896fe29 bellard
    }
492 c896fe29 bellard
}
493 c896fe29 bellard
494 c896fe29 bellard
static void tcg_out_brcond(TCGContext *s, int cond, 
495 c896fe29 bellard
                           TCGArg arg1, TCGArg arg2, int const_arg2,
496 c896fe29 bellard
                           int label_index, int rexw)
497 c896fe29 bellard
{
498 c896fe29 bellard
    if (const_arg2) {
499 c896fe29 bellard
        if (arg2 == 0) {
500 c896fe29 bellard
            /* test r, r */
501 c896fe29 bellard
            tcg_out_modrm(s, 0x85 | rexw, arg1, arg1);
502 c896fe29 bellard
        } else {
503 c896fe29 bellard
            if (rexw)
504 c896fe29 bellard
                tgen_arithi64(s, ARITH_CMP, arg1, arg2);
505 c896fe29 bellard
            else
506 c896fe29 bellard
                tgen_arithi32(s, ARITH_CMP, arg1, arg2);
507 c896fe29 bellard
        }
508 c896fe29 bellard
    } else {
509 bb210e78 bellard
        tcg_out_modrm(s, 0x01 | (ARITH_CMP << 3) | rexw, arg2, arg1);
510 c896fe29 bellard
    }
511 560f92cc bellard
    tcg_out_jxx(s, tcg_cond_to_jcc[cond], label_index);
512 c896fe29 bellard
}
513 c896fe29 bellard
514 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
515 c896fe29 bellard
516 79383c9c blueswir1
#include "../../softmmu_defs.h"
517 c896fe29 bellard
518 c896fe29 bellard
static void *qemu_ld_helpers[4] = {
519 c896fe29 bellard
    __ldb_mmu,
520 c896fe29 bellard
    __ldw_mmu,
521 c896fe29 bellard
    __ldl_mmu,
522 c896fe29 bellard
    __ldq_mmu,
523 c896fe29 bellard
};
524 c896fe29 bellard
525 c896fe29 bellard
static void *qemu_st_helpers[4] = {
526 c896fe29 bellard
    __stb_mmu,
527 c896fe29 bellard
    __stw_mmu,
528 c896fe29 bellard
    __stl_mmu,
529 c896fe29 bellard
    __stq_mmu,
530 c896fe29 bellard
};
531 c896fe29 bellard
#endif
532 c896fe29 bellard
533 c896fe29 bellard
static void tcg_out_qemu_ld(TCGContext *s, const TCGArg *args,
534 c896fe29 bellard
                            int opc)
535 c896fe29 bellard
{
536 c896fe29 bellard
    int addr_reg, data_reg, r0, r1, mem_index, s_bits, bswap, rexw;
537 379f6698 Paul Brook
    int32_t offset;
538 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
539 c896fe29 bellard
    uint8_t *label1_ptr, *label2_ptr;
540 c896fe29 bellard
#endif
541 c896fe29 bellard
542 c896fe29 bellard
    data_reg = *args++;
543 c896fe29 bellard
    addr_reg = *args++;
544 c896fe29 bellard
    mem_index = *args;
545 c896fe29 bellard
    s_bits = opc & 3;
546 c896fe29 bellard
547 c896fe29 bellard
    r0 = TCG_REG_RDI;
548 c896fe29 bellard
    r1 = TCG_REG_RSI;
549 c896fe29 bellard
550 c896fe29 bellard
#if TARGET_LONG_BITS == 32
551 c896fe29 bellard
    rexw = 0;
552 c896fe29 bellard
#else
553 c896fe29 bellard
    rexw = P_REXW;
554 c896fe29 bellard
#endif
555 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
556 c896fe29 bellard
    /* mov */
557 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r1, addr_reg);
558 c896fe29 bellard
559 c896fe29 bellard
    /* mov */
560 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r0, addr_reg);
561 c896fe29 bellard
 
562 c896fe29 bellard
    tcg_out_modrm(s, 0xc1 | rexw, 5, r1); /* shr $x, r1 */
563 c896fe29 bellard
    tcg_out8(s, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); 
564 c896fe29 bellard
    
565 c896fe29 bellard
    tcg_out_modrm(s, 0x81 | rexw, 4, r0); /* andl $x, r0 */
566 c896fe29 bellard
    tcg_out32(s, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
567 c896fe29 bellard
    
568 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r1); /* andl $x, r1 */
569 c896fe29 bellard
    tcg_out32(s, (CPU_TLB_SIZE - 1) << CPU_TLB_ENTRY_BITS);
570 c896fe29 bellard
571 c896fe29 bellard
    /* lea offset(r1, env), r1 */
572 c896fe29 bellard
    tcg_out_modrm_offset2(s, 0x8d | P_REXW, r1, r1, TCG_AREG0, 0,
573 c896fe29 bellard
                          offsetof(CPUState, tlb_table[mem_index][0].addr_read));
574 c896fe29 bellard
575 c896fe29 bellard
    /* cmp 0(r1), r0 */
576 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b | rexw, r0, r1, 0);
577 c896fe29 bellard
    
578 c896fe29 bellard
    /* mov */
579 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r0, addr_reg);
580 c896fe29 bellard
    
581 c896fe29 bellard
    /* je label1 */
582 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
583 c896fe29 bellard
    label1_ptr = s->code_ptr;
584 c896fe29 bellard
    s->code_ptr++;
585 c896fe29 bellard
586 c896fe29 bellard
    /* XXX: move that code at the end of the TB */
587 c896fe29 bellard
    tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_RSI, mem_index);
588 abb6ae2c malc
    tcg_out_goto(s, 1, qemu_ld_helpers[s_bits]);
589 c896fe29 bellard
590 c896fe29 bellard
    switch(opc) {
591 c896fe29 bellard
    case 0 | 4:
592 c896fe29 bellard
        /* movsbq */
593 c896fe29 bellard
        tcg_out_modrm(s, 0xbe | P_EXT | P_REXW, data_reg, TCG_REG_RAX);
594 c896fe29 bellard
        break;
595 c896fe29 bellard
    case 1 | 4:
596 c896fe29 bellard
        /* movswq */
597 c896fe29 bellard
        tcg_out_modrm(s, 0xbf | P_EXT | P_REXW, data_reg, TCG_REG_RAX);
598 c896fe29 bellard
        break;
599 c896fe29 bellard
    case 2 | 4:
600 c896fe29 bellard
        /* movslq */
601 c896fe29 bellard
        tcg_out_modrm(s, 0x63 | P_REXW, data_reg, TCG_REG_RAX);
602 c896fe29 bellard
        break;
603 c896fe29 bellard
    case 0:
604 9db3ba4d aurel32
        /* movzbq */
605 9db3ba4d aurel32
        tcg_out_modrm(s, 0xb6 | P_EXT | P_REXW, data_reg, TCG_REG_RAX);
606 9db3ba4d aurel32
        break;
607 c896fe29 bellard
    case 1:
608 9db3ba4d aurel32
        /* movzwq */
609 9db3ba4d aurel32
        tcg_out_modrm(s, 0xb7 | P_EXT | P_REXW, data_reg, TCG_REG_RAX);
610 9db3ba4d aurel32
        break;
611 c896fe29 bellard
    case 2:
612 c896fe29 bellard
    default:
613 c896fe29 bellard
        /* movl */
614 c896fe29 bellard
        tcg_out_modrm(s, 0x8b, data_reg, TCG_REG_RAX);
615 c896fe29 bellard
        break;
616 c896fe29 bellard
    case 3:
617 c896fe29 bellard
        tcg_out_mov(s, data_reg, TCG_REG_RAX);
618 c896fe29 bellard
        break;
619 c896fe29 bellard
    }
620 c896fe29 bellard
621 c896fe29 bellard
    /* jmp label2 */
622 c896fe29 bellard
    tcg_out8(s, 0xeb);
623 c896fe29 bellard
    label2_ptr = s->code_ptr;
624 c896fe29 bellard
    s->code_ptr++;
625 c896fe29 bellard
    
626 c896fe29 bellard
    /* label1: */
627 c896fe29 bellard
    *label1_ptr = s->code_ptr - label1_ptr - 1;
628 c896fe29 bellard
629 c896fe29 bellard
    /* add x(r1), r0 */
630 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x03 | P_REXW, r0, r1, offsetof(CPUTLBEntry, addend) - 
631 c896fe29 bellard
                         offsetof(CPUTLBEntry, addr_read));
632 379f6698 Paul Brook
    offset = 0;
633 c896fe29 bellard
#else
634 379f6698 Paul Brook
    if (GUEST_BASE == (int32_t)GUEST_BASE) {
635 379f6698 Paul Brook
        r0 = addr_reg;
636 379f6698 Paul Brook
        offset = GUEST_BASE;
637 379f6698 Paul Brook
    } else {
638 379f6698 Paul Brook
        offset = 0;
639 379f6698 Paul Brook
        /* movq $GUEST_BASE, r0 */
640 379f6698 Paul Brook
        tcg_out_opc(s, (0xb8 + (r0 & 7)) | P_REXW, 0, r0, 0);
641 379f6698 Paul Brook
        tcg_out32(s, GUEST_BASE);
642 379f6698 Paul Brook
        tcg_out32(s, GUEST_BASE >> 32);
643 379f6698 Paul Brook
        /* addq addr_reg, r0 */
644 379f6698 Paul Brook
        tcg_out_modrm(s, 0x01 | P_REXW, addr_reg, r0);
645 379f6698 Paul Brook
    }
646 c896fe29 bellard
#endif    
647 c896fe29 bellard
648 c896fe29 bellard
#ifdef TARGET_WORDS_BIGENDIAN
649 c896fe29 bellard
    bswap = 1;
650 c896fe29 bellard
#else
651 c896fe29 bellard
    bswap = 0;
652 c896fe29 bellard
#endif
653 c896fe29 bellard
    switch(opc) {
654 c896fe29 bellard
    case 0:
655 c896fe29 bellard
        /* movzbl */
656 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0xb6 | P_EXT, data_reg, r0, offset);
657 c896fe29 bellard
        break;
658 c896fe29 bellard
    case 0 | 4:
659 c896fe29 bellard
        /* movsbX */
660 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0xbe | P_EXT | rexw, data_reg, r0, offset);
661 c896fe29 bellard
        break;
662 c896fe29 bellard
    case 1:
663 c896fe29 bellard
        /* movzwl */
664 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0xb7 | P_EXT, data_reg, r0, offset);
665 c896fe29 bellard
        if (bswap) {
666 c896fe29 bellard
            /* rolw $8, data_reg */
667 c896fe29 bellard
            tcg_out8(s, 0x66); 
668 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, data_reg);
669 c896fe29 bellard
            tcg_out8(s, 8);
670 c896fe29 bellard
        }
671 c896fe29 bellard
        break;
672 c896fe29 bellard
    case 1 | 4:
673 c896fe29 bellard
        if (bswap) {
674 c896fe29 bellard
            /* movzwl */
675 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0xb7 | P_EXT, data_reg, r0, offset);
676 c896fe29 bellard
            /* rolw $8, data_reg */
677 c896fe29 bellard
            tcg_out8(s, 0x66); 
678 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, data_reg);
679 c896fe29 bellard
            tcg_out8(s, 8);
680 c896fe29 bellard
681 c896fe29 bellard
            /* movswX data_reg, data_reg */
682 c896fe29 bellard
            tcg_out_modrm(s, 0xbf | P_EXT | rexw, data_reg, data_reg);
683 c896fe29 bellard
        } else {
684 c896fe29 bellard
            /* movswX */
685 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0xbf | P_EXT | rexw, data_reg, r0, offset);
686 c896fe29 bellard
        }
687 c896fe29 bellard
        break;
688 c896fe29 bellard
    case 2:
689 c896fe29 bellard
        /* movl (r0), data_reg */
690 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0x8b, data_reg, r0, offset);
691 c896fe29 bellard
        if (bswap) {
692 c896fe29 bellard
            /* bswap */
693 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + (data_reg & 7)) | P_EXT, 0, data_reg, 0);
694 c896fe29 bellard
        }
695 c896fe29 bellard
        break;
696 c896fe29 bellard
    case 2 | 4:
697 c896fe29 bellard
        if (bswap) {
698 c896fe29 bellard
            /* movl (r0), data_reg */
699 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0x8b, data_reg, r0, offset);
700 c896fe29 bellard
            /* bswap */
701 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + (data_reg & 7)) | P_EXT, 0, data_reg, 0);
702 c896fe29 bellard
            /* movslq */
703 c896fe29 bellard
            tcg_out_modrm(s, 0x63 | P_REXW, data_reg, data_reg);
704 c896fe29 bellard
        } else {
705 c896fe29 bellard
            /* movslq */
706 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0x63 | P_REXW, data_reg, r0, offset);
707 c896fe29 bellard
        }
708 c896fe29 bellard
        break;
709 c896fe29 bellard
    case 3:
710 c896fe29 bellard
        /* movq (r0), data_reg */
711 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0x8b | P_REXW, data_reg, r0, offset);
712 c896fe29 bellard
        if (bswap) {
713 c896fe29 bellard
            /* bswap */
714 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + (data_reg & 7)) | P_EXT | P_REXW, 0, data_reg, 0);
715 c896fe29 bellard
        }
716 c896fe29 bellard
        break;
717 c896fe29 bellard
    default:
718 c896fe29 bellard
        tcg_abort();
719 c896fe29 bellard
    }
720 c896fe29 bellard
721 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
722 c896fe29 bellard
    /* label2: */
723 c896fe29 bellard
    *label2_ptr = s->code_ptr - label2_ptr - 1;
724 c896fe29 bellard
#endif
725 c896fe29 bellard
}
726 c896fe29 bellard
727 c896fe29 bellard
static void tcg_out_qemu_st(TCGContext *s, const TCGArg *args,
728 c896fe29 bellard
                            int opc)
729 c896fe29 bellard
{
730 c896fe29 bellard
    int addr_reg, data_reg, r0, r1, mem_index, s_bits, bswap, rexw;
731 379f6698 Paul Brook
    int32_t offset;
732 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
733 c896fe29 bellard
    uint8_t *label1_ptr, *label2_ptr;
734 c896fe29 bellard
#endif
735 c896fe29 bellard
736 c896fe29 bellard
    data_reg = *args++;
737 c896fe29 bellard
    addr_reg = *args++;
738 c896fe29 bellard
    mem_index = *args;
739 c896fe29 bellard
740 c896fe29 bellard
    s_bits = opc;
741 c896fe29 bellard
742 c896fe29 bellard
    r0 = TCG_REG_RDI;
743 c896fe29 bellard
    r1 = TCG_REG_RSI;
744 c896fe29 bellard
745 c896fe29 bellard
#if TARGET_LONG_BITS == 32
746 c896fe29 bellard
    rexw = 0;
747 c896fe29 bellard
#else
748 c896fe29 bellard
    rexw = P_REXW;
749 c896fe29 bellard
#endif
750 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
751 c896fe29 bellard
    /* mov */
752 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r1, addr_reg);
753 c896fe29 bellard
754 c896fe29 bellard
    /* mov */
755 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r0, addr_reg);
756 c896fe29 bellard
 
757 c896fe29 bellard
    tcg_out_modrm(s, 0xc1 | rexw, 5, r1); /* shr $x, r1 */
758 c896fe29 bellard
    tcg_out8(s, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); 
759 c896fe29 bellard
    
760 c896fe29 bellard
    tcg_out_modrm(s, 0x81 | rexw, 4, r0); /* andl $x, r0 */
761 c896fe29 bellard
    tcg_out32(s, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
762 c896fe29 bellard
    
763 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r1); /* andl $x, r1 */
764 c896fe29 bellard
    tcg_out32(s, (CPU_TLB_SIZE - 1) << CPU_TLB_ENTRY_BITS);
765 c896fe29 bellard
766 c896fe29 bellard
    /* lea offset(r1, env), r1 */
767 c896fe29 bellard
    tcg_out_modrm_offset2(s, 0x8d | P_REXW, r1, r1, TCG_AREG0, 0,
768 c896fe29 bellard
                          offsetof(CPUState, tlb_table[mem_index][0].addr_write));
769 c896fe29 bellard
770 c896fe29 bellard
    /* cmp 0(r1), r0 */
771 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b | rexw, r0, r1, 0);
772 c896fe29 bellard
    
773 c896fe29 bellard
    /* mov */
774 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r0, addr_reg);
775 c896fe29 bellard
    
776 c896fe29 bellard
    /* je label1 */
777 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
778 c896fe29 bellard
    label1_ptr = s->code_ptr;
779 c896fe29 bellard
    s->code_ptr++;
780 c896fe29 bellard
781 c896fe29 bellard
    /* XXX: move that code at the end of the TB */
782 c896fe29 bellard
    switch(opc) {
783 c896fe29 bellard
    case 0:
784 c896fe29 bellard
        /* movzbl */
785 3c3a1d20 bellard
        tcg_out_modrm(s, 0xb6 | P_EXT | P_REXB, TCG_REG_RSI, data_reg);
786 c896fe29 bellard
        break;
787 c896fe29 bellard
    case 1:
788 c896fe29 bellard
        /* movzwl */
789 c896fe29 bellard
        tcg_out_modrm(s, 0xb7 | P_EXT, TCG_REG_RSI, data_reg);
790 c896fe29 bellard
        break;
791 c896fe29 bellard
    case 2:
792 c896fe29 bellard
        /* movl */
793 c896fe29 bellard
        tcg_out_modrm(s, 0x8b, TCG_REG_RSI, data_reg);
794 c896fe29 bellard
        break;
795 c896fe29 bellard
    default:
796 c896fe29 bellard
    case 3:
797 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_RSI, data_reg);
798 c896fe29 bellard
        break;
799 c896fe29 bellard
    }
800 c896fe29 bellard
    tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_RDX, mem_index);
801 abb6ae2c malc
    tcg_out_goto(s, 1, qemu_st_helpers[s_bits]);
802 c896fe29 bellard
803 c896fe29 bellard
    /* jmp label2 */
804 c896fe29 bellard
    tcg_out8(s, 0xeb);
805 c896fe29 bellard
    label2_ptr = s->code_ptr;
806 c896fe29 bellard
    s->code_ptr++;
807 c896fe29 bellard
    
808 c896fe29 bellard
    /* label1: */
809 c896fe29 bellard
    *label1_ptr = s->code_ptr - label1_ptr - 1;
810 c896fe29 bellard
811 c896fe29 bellard
    /* add x(r1), r0 */
812 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x03 | P_REXW, r0, r1, offsetof(CPUTLBEntry, addend) - 
813 c896fe29 bellard
                         offsetof(CPUTLBEntry, addr_write));
814 379f6698 Paul Brook
    offset = 0;
815 c896fe29 bellard
#else
816 379f6698 Paul Brook
    if (GUEST_BASE == (int32_t)GUEST_BASE) {
817 379f6698 Paul Brook
        r0 = addr_reg;
818 379f6698 Paul Brook
        offset = GUEST_BASE;
819 379f6698 Paul Brook
    } else {
820 379f6698 Paul Brook
        offset = 0;
821 379f6698 Paul Brook
        /* movq $GUEST_BASE, r0 */
822 379f6698 Paul Brook
        tcg_out_opc(s, (0xb8 + (r0 & 7)) | P_REXW, 0, r0, 0);
823 379f6698 Paul Brook
        tcg_out32(s, GUEST_BASE);
824 379f6698 Paul Brook
        tcg_out32(s, GUEST_BASE >> 32);
825 379f6698 Paul Brook
        /* addq addr_reg, r0 */
826 379f6698 Paul Brook
        tcg_out_modrm(s, 0x01 | P_REXW, addr_reg, r0);
827 379f6698 Paul Brook
    }
828 c896fe29 bellard
#endif
829 c896fe29 bellard
830 c896fe29 bellard
#ifdef TARGET_WORDS_BIGENDIAN
831 c896fe29 bellard
    bswap = 1;
832 c896fe29 bellard
#else
833 c896fe29 bellard
    bswap = 0;
834 c896fe29 bellard
#endif
835 c896fe29 bellard
    switch(opc) {
836 c896fe29 bellard
    case 0:
837 c896fe29 bellard
        /* movb */
838 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0x88 | P_REXB, data_reg, r0, offset);
839 c896fe29 bellard
        break;
840 c896fe29 bellard
    case 1:
841 c896fe29 bellard
        if (bswap) {
842 c896fe29 bellard
            tcg_out_modrm(s, 0x8b, r1, data_reg); /* movl */
843 c896fe29 bellard
            tcg_out8(s, 0x66); /* rolw $8, %ecx */
844 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, r1);
845 c896fe29 bellard
            tcg_out8(s, 8);
846 c896fe29 bellard
            data_reg = r1;
847 c896fe29 bellard
        }
848 c896fe29 bellard
        /* movw */
849 c896fe29 bellard
        tcg_out8(s, 0x66);
850 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0x89, data_reg, r0, offset);
851 c896fe29 bellard
        break;
852 c896fe29 bellard
    case 2:
853 c896fe29 bellard
        if (bswap) {
854 c896fe29 bellard
            tcg_out_modrm(s, 0x8b, r1, data_reg); /* movl */
855 c896fe29 bellard
            /* bswap data_reg */
856 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT, 0, r1, 0);
857 c896fe29 bellard
            data_reg = r1;
858 c896fe29 bellard
        }
859 c896fe29 bellard
        /* movl */
860 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0x89, data_reg, r0, offset);
861 c896fe29 bellard
        break;
862 c896fe29 bellard
    case 3:
863 c896fe29 bellard
        if (bswap) {
864 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
865 c896fe29 bellard
            /* bswap data_reg */
866 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT | P_REXW, 0, r1, 0);
867 c896fe29 bellard
            data_reg = r1;
868 c896fe29 bellard
        }
869 c896fe29 bellard
        /* movq */
870 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0x89 | P_REXW, data_reg, r0, offset);
871 c896fe29 bellard
        break;
872 c896fe29 bellard
    default:
873 c896fe29 bellard
        tcg_abort();
874 c896fe29 bellard
    }
875 c896fe29 bellard
876 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
877 c896fe29 bellard
    /* label2: */
878 c896fe29 bellard
    *label2_ptr = s->code_ptr - label2_ptr - 1;
879 c896fe29 bellard
#endif
880 c896fe29 bellard
}
881 c896fe29 bellard
882 c896fe29 bellard
static inline void tcg_out_op(TCGContext *s, int opc, const TCGArg *args,
883 c896fe29 bellard
                              const int *const_args)
884 c896fe29 bellard
{
885 c896fe29 bellard
    int c;
886 c896fe29 bellard
    
887 c896fe29 bellard
    switch(opc) {
888 c896fe29 bellard
    case INDEX_op_exit_tb:
889 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_PTR, TCG_REG_RAX, args[0]);
890 abb6ae2c malc
        tcg_out_goto(s, 0, tb_ret_addr);
891 c896fe29 bellard
        break;
892 c896fe29 bellard
    case INDEX_op_goto_tb:
893 c896fe29 bellard
        if (s->tb_jmp_offset) {
894 c896fe29 bellard
            /* direct jump method */
895 c896fe29 bellard
            tcg_out8(s, 0xe9); /* jmp im */
896 c896fe29 bellard
            s->tb_jmp_offset[args[0]] = s->code_ptr - s->code_buf;
897 c896fe29 bellard
            tcg_out32(s, 0);
898 c896fe29 bellard
        } else {
899 c896fe29 bellard
            /* indirect jump method */
900 c896fe29 bellard
            /* jmp Ev */
901 c896fe29 bellard
            tcg_out_modrm_offset(s, 0xff, 4, -1, 
902 c896fe29 bellard
                                 (tcg_target_long)(s->tb_next + 
903 c896fe29 bellard
                                                   args[0]));
904 c896fe29 bellard
        }
905 c896fe29 bellard
        s->tb_next_offset[args[0]] = s->code_ptr - s->code_buf;
906 c896fe29 bellard
        break;
907 c896fe29 bellard
    case INDEX_op_call:
908 c896fe29 bellard
        if (const_args[0]) {
909 abb6ae2c malc
            tcg_out_goto(s, 1, (void *) args[0]);
910 c896fe29 bellard
        } else {
911 c896fe29 bellard
            tcg_out_modrm(s, 0xff, 2, args[0]);
912 c896fe29 bellard
        }
913 c896fe29 bellard
        break;
914 c896fe29 bellard
    case INDEX_op_jmp:
915 c896fe29 bellard
        if (const_args[0]) {
916 abb6ae2c malc
            tcg_out_goto(s, 0, (void *) args[0]);
917 c896fe29 bellard
        } else {
918 c896fe29 bellard
            tcg_out_modrm(s, 0xff, 4, args[0]);
919 c896fe29 bellard
        }
920 c896fe29 bellard
        break;
921 c896fe29 bellard
    case INDEX_op_br:
922 c896fe29 bellard
        tcg_out_jxx(s, JCC_JMP, args[0]);
923 c896fe29 bellard
        break;
924 c896fe29 bellard
    case INDEX_op_movi_i32:
925 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, args[0], (uint32_t)args[1]);
926 c896fe29 bellard
        break;
927 c896fe29 bellard
    case INDEX_op_movi_i64:
928 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I64, args[0], args[1]);
929 c896fe29 bellard
        break;
930 c896fe29 bellard
    case INDEX_op_ld8u_i32:
931 c896fe29 bellard
    case INDEX_op_ld8u_i64:
932 c896fe29 bellard
        /* movzbl */
933 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb6 | P_EXT, args[0], args[1], args[2]);
934 c896fe29 bellard
        break;
935 c896fe29 bellard
    case INDEX_op_ld8s_i32:
936 c896fe29 bellard
        /* movsbl */
937 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbe | P_EXT, args[0], args[1], args[2]);
938 c896fe29 bellard
        break;
939 c896fe29 bellard
    case INDEX_op_ld8s_i64:
940 c896fe29 bellard
        /* movsbq */
941 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbe | P_EXT | P_REXW, args[0], args[1], args[2]);
942 c896fe29 bellard
        break;
943 c896fe29 bellard
    case INDEX_op_ld16u_i32:
944 c896fe29 bellard
    case INDEX_op_ld16u_i64:
945 c896fe29 bellard
        /* movzwl */
946 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb7 | P_EXT, args[0], args[1], args[2]);
947 c896fe29 bellard
        break;
948 c896fe29 bellard
    case INDEX_op_ld16s_i32:
949 c896fe29 bellard
        /* movswl */
950 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbf | P_EXT, args[0], args[1], args[2]);
951 c896fe29 bellard
        break;
952 c896fe29 bellard
    case INDEX_op_ld16s_i64:
953 c896fe29 bellard
        /* movswq */
954 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbf | P_EXT | P_REXW, args[0], args[1], args[2]);
955 c896fe29 bellard
        break;
956 c896fe29 bellard
    case INDEX_op_ld_i32:
957 c896fe29 bellard
    case INDEX_op_ld32u_i64:
958 c896fe29 bellard
        /* movl */
959 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b, args[0], args[1], args[2]);
960 c896fe29 bellard
        break;
961 c896fe29 bellard
    case INDEX_op_ld32s_i64:
962 c896fe29 bellard
        /* movslq */
963 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x63 | P_REXW, args[0], args[1], args[2]);
964 c896fe29 bellard
        break;
965 c896fe29 bellard
    case INDEX_op_ld_i64:
966 c896fe29 bellard
        /* movq */
967 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b | P_REXW, args[0], args[1], args[2]);
968 c896fe29 bellard
        break;
969 c896fe29 bellard
        
970 c896fe29 bellard
    case INDEX_op_st8_i32:
971 c896fe29 bellard
    case INDEX_op_st8_i64:
972 c896fe29 bellard
        /* movb */
973 3c3a1d20 bellard
        tcg_out_modrm_offset(s, 0x88 | P_REXB, args[0], args[1], args[2]);
974 c896fe29 bellard
        break;
975 c896fe29 bellard
    case INDEX_op_st16_i32:
976 c896fe29 bellard
    case INDEX_op_st16_i64:
977 c896fe29 bellard
        /* movw */
978 c896fe29 bellard
        tcg_out8(s, 0x66);
979 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, args[0], args[1], args[2]);
980 c896fe29 bellard
        break;
981 c896fe29 bellard
    case INDEX_op_st_i32:
982 c896fe29 bellard
    case INDEX_op_st32_i64:
983 c896fe29 bellard
        /* movl */
984 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, args[0], args[1], args[2]);
985 c896fe29 bellard
        break;
986 c896fe29 bellard
    case INDEX_op_st_i64:
987 c896fe29 bellard
        /* movq */
988 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89 | P_REXW, args[0], args[1], args[2]);
989 c896fe29 bellard
        break;
990 c896fe29 bellard
991 c896fe29 bellard
    case INDEX_op_sub_i32:
992 c896fe29 bellard
        c = ARITH_SUB;
993 c896fe29 bellard
        goto gen_arith32;
994 c896fe29 bellard
    case INDEX_op_and_i32:
995 c896fe29 bellard
        c = ARITH_AND;
996 c896fe29 bellard
        goto gen_arith32;
997 c896fe29 bellard
    case INDEX_op_or_i32:
998 c896fe29 bellard
        c = ARITH_OR;
999 c896fe29 bellard
        goto gen_arith32;
1000 c896fe29 bellard
    case INDEX_op_xor_i32:
1001 c896fe29 bellard
        c = ARITH_XOR;
1002 c896fe29 bellard
        goto gen_arith32;
1003 c896fe29 bellard
    case INDEX_op_add_i32:
1004 c896fe29 bellard
        c = ARITH_ADD;
1005 c896fe29 bellard
    gen_arith32:
1006 c896fe29 bellard
        if (const_args[2]) {
1007 c896fe29 bellard
            tgen_arithi32(s, c, args[0], args[2]);
1008 c896fe29 bellard
        } else {
1009 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (c << 3), args[2], args[0]);
1010 c896fe29 bellard
        }
1011 c896fe29 bellard
        break;
1012 c896fe29 bellard
1013 c896fe29 bellard
    case INDEX_op_sub_i64:
1014 c896fe29 bellard
        c = ARITH_SUB;
1015 c896fe29 bellard
        goto gen_arith64;
1016 c896fe29 bellard
    case INDEX_op_and_i64:
1017 c896fe29 bellard
        c = ARITH_AND;
1018 c896fe29 bellard
        goto gen_arith64;
1019 c896fe29 bellard
    case INDEX_op_or_i64:
1020 c896fe29 bellard
        c = ARITH_OR;
1021 c896fe29 bellard
        goto gen_arith64;
1022 c896fe29 bellard
    case INDEX_op_xor_i64:
1023 c896fe29 bellard
        c = ARITH_XOR;
1024 c896fe29 bellard
        goto gen_arith64;
1025 c896fe29 bellard
    case INDEX_op_add_i64:
1026 c896fe29 bellard
        c = ARITH_ADD;
1027 c896fe29 bellard
    gen_arith64:
1028 c896fe29 bellard
        if (const_args[2]) {
1029 c896fe29 bellard
            tgen_arithi64(s, c, args[0], args[2]);
1030 c896fe29 bellard
        } else {
1031 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (c << 3) | P_REXW, args[2], args[0]);
1032 c896fe29 bellard
        }
1033 c896fe29 bellard
        break;
1034 c896fe29 bellard
1035 c896fe29 bellard
    case INDEX_op_mul_i32:
1036 c896fe29 bellard
        if (const_args[2]) {
1037 c896fe29 bellard
            int32_t val;
1038 c896fe29 bellard
            val = args[2];
1039 c896fe29 bellard
            if (val == (int8_t)val) {
1040 c896fe29 bellard
                tcg_out_modrm(s, 0x6b, args[0], args[0]);
1041 c896fe29 bellard
                tcg_out8(s, val);
1042 c896fe29 bellard
            } else {
1043 c896fe29 bellard
                tcg_out_modrm(s, 0x69, args[0], args[0]);
1044 c896fe29 bellard
                tcg_out32(s, val);
1045 c896fe29 bellard
            }
1046 c896fe29 bellard
        } else {
1047 c896fe29 bellard
            tcg_out_modrm(s, 0xaf | P_EXT, args[0], args[2]);
1048 c896fe29 bellard
        }
1049 c896fe29 bellard
        break;
1050 c896fe29 bellard
    case INDEX_op_mul_i64:
1051 c896fe29 bellard
        if (const_args[2]) {
1052 c896fe29 bellard
            int32_t val;
1053 c896fe29 bellard
            val = args[2];
1054 c896fe29 bellard
            if (val == (int8_t)val) {
1055 c896fe29 bellard
                tcg_out_modrm(s, 0x6b | P_REXW, args[0], args[0]);
1056 c896fe29 bellard
                tcg_out8(s, val);
1057 c896fe29 bellard
            } else {
1058 c896fe29 bellard
                tcg_out_modrm(s, 0x69 | P_REXW, args[0], args[0]);
1059 c896fe29 bellard
                tcg_out32(s, val);
1060 c896fe29 bellard
            }
1061 c896fe29 bellard
        } else {
1062 c896fe29 bellard
            tcg_out_modrm(s, 0xaf | P_EXT | P_REXW, args[0], args[2]);
1063 c896fe29 bellard
        }
1064 c896fe29 bellard
        break;
1065 c896fe29 bellard
    case INDEX_op_div2_i32:
1066 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 7, args[4]);
1067 c896fe29 bellard
        break;
1068 c896fe29 bellard
    case INDEX_op_divu2_i32:
1069 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 6, args[4]);
1070 c896fe29 bellard
        break;
1071 c896fe29 bellard
    case INDEX_op_div2_i64:
1072 c896fe29 bellard
        tcg_out_modrm(s, 0xf7 | P_REXW, 7, args[4]);
1073 c896fe29 bellard
        break;
1074 c896fe29 bellard
    case INDEX_op_divu2_i64:
1075 c896fe29 bellard
        tcg_out_modrm(s, 0xf7 | P_REXW, 6, args[4]);
1076 c896fe29 bellard
        break;
1077 c896fe29 bellard
1078 c896fe29 bellard
    case INDEX_op_shl_i32:
1079 c896fe29 bellard
        c = SHIFT_SHL;
1080 c896fe29 bellard
    gen_shift32:
1081 c896fe29 bellard
        if (const_args[2]) {
1082 c896fe29 bellard
            if (args[2] == 1) {
1083 c896fe29 bellard
                tcg_out_modrm(s, 0xd1, c, args[0]);
1084 c896fe29 bellard
            } else {
1085 c896fe29 bellard
                tcg_out_modrm(s, 0xc1, c, args[0]);
1086 c896fe29 bellard
                tcg_out8(s, args[2]);
1087 c896fe29 bellard
            }
1088 c896fe29 bellard
        } else {
1089 c896fe29 bellard
            tcg_out_modrm(s, 0xd3, c, args[0]);
1090 c896fe29 bellard
        }
1091 c896fe29 bellard
        break;
1092 c896fe29 bellard
    case INDEX_op_shr_i32:
1093 c896fe29 bellard
        c = SHIFT_SHR;
1094 c896fe29 bellard
        goto gen_shift32;
1095 c896fe29 bellard
    case INDEX_op_sar_i32:
1096 c896fe29 bellard
        c = SHIFT_SAR;
1097 c896fe29 bellard
        goto gen_shift32;
1098 d42f183c aurel32
    case INDEX_op_rotl_i32:
1099 d42f183c aurel32
        c = SHIFT_ROL;
1100 d42f183c aurel32
        goto gen_shift32;
1101 d42f183c aurel32
    case INDEX_op_rotr_i32:
1102 d42f183c aurel32
        c = SHIFT_ROR;
1103 d42f183c aurel32
        goto gen_shift32;
1104 d42f183c aurel32
1105 c896fe29 bellard
    case INDEX_op_shl_i64:
1106 c896fe29 bellard
        c = SHIFT_SHL;
1107 c896fe29 bellard
    gen_shift64:
1108 c896fe29 bellard
        if (const_args[2]) {
1109 c896fe29 bellard
            if (args[2] == 1) {
1110 c896fe29 bellard
                tcg_out_modrm(s, 0xd1 | P_REXW, c, args[0]);
1111 c896fe29 bellard
            } else {
1112 c896fe29 bellard
                tcg_out_modrm(s, 0xc1 | P_REXW, c, args[0]);
1113 c896fe29 bellard
                tcg_out8(s, args[2]);
1114 c896fe29 bellard
            }
1115 c896fe29 bellard
        } else {
1116 c896fe29 bellard
            tcg_out_modrm(s, 0xd3 | P_REXW, c, args[0]);
1117 c896fe29 bellard
        }
1118 c896fe29 bellard
        break;
1119 c896fe29 bellard
    case INDEX_op_shr_i64:
1120 c896fe29 bellard
        c = SHIFT_SHR;
1121 c896fe29 bellard
        goto gen_shift64;
1122 c896fe29 bellard
    case INDEX_op_sar_i64:
1123 c896fe29 bellard
        c = SHIFT_SAR;
1124 c896fe29 bellard
        goto gen_shift64;
1125 d42f183c aurel32
    case INDEX_op_rotl_i64:
1126 d42f183c aurel32
        c = SHIFT_ROL;
1127 d42f183c aurel32
        goto gen_shift64;
1128 d42f183c aurel32
    case INDEX_op_rotr_i64:
1129 d42f183c aurel32
        c = SHIFT_ROR;
1130 d42f183c aurel32
        goto gen_shift64;
1131 d42f183c aurel32
1132 c896fe29 bellard
    case INDEX_op_brcond_i32:
1133 c896fe29 bellard
        tcg_out_brcond(s, args[2], args[0], args[1], const_args[1], 
1134 c896fe29 bellard
                       args[3], 0);
1135 c896fe29 bellard
        break;
1136 c896fe29 bellard
    case INDEX_op_brcond_i64:
1137 c896fe29 bellard
        tcg_out_brcond(s, args[2], args[0], args[1], const_args[1], 
1138 c896fe29 bellard
                       args[3], P_REXW);
1139 c896fe29 bellard
        break;
1140 c896fe29 bellard
1141 86dbdd40 aurel32
    case INDEX_op_bswap16_i32:
1142 86dbdd40 aurel32
    case INDEX_op_bswap16_i64:
1143 86dbdd40 aurel32
        tcg_out8(s, 0x66);
1144 86dbdd40 aurel32
        tcg_out_modrm(s, 0xc1, SHIFT_ROL, args[0]);
1145 86dbdd40 aurel32
        tcg_out8(s, 8);
1146 86dbdd40 aurel32
        break;
1147 66896cb8 aurel32
    case INDEX_op_bswap32_i32:
1148 86dbdd40 aurel32
    case INDEX_op_bswap32_i64:
1149 c896fe29 bellard
        tcg_out_opc(s, (0xc8 + (args[0] & 7)) | P_EXT, 0, args[0], 0);
1150 c896fe29 bellard
        break;
1151 66896cb8 aurel32
    case INDEX_op_bswap64_i64:
1152 c896fe29 bellard
        tcg_out_opc(s, (0xc8 + (args[0] & 7)) | P_EXT | P_REXW, 0, args[0], 0);
1153 c896fe29 bellard
        break;
1154 c896fe29 bellard
1155 390efc54 pbrook
    case INDEX_op_neg_i32:
1156 390efc54 pbrook
        tcg_out_modrm(s, 0xf7, 3, args[0]);
1157 390efc54 pbrook
        break;
1158 390efc54 pbrook
    case INDEX_op_neg_i64:
1159 390efc54 pbrook
        tcg_out_modrm(s, 0xf7 | P_REXW, 3, args[0]);
1160 390efc54 pbrook
        break;
1161 390efc54 pbrook
1162 d2604285 aurel32
    case INDEX_op_not_i32:
1163 d2604285 aurel32
        tcg_out_modrm(s, 0xf7, 2, args[0]);
1164 d2604285 aurel32
        break;
1165 d2604285 aurel32
    case INDEX_op_not_i64:
1166 d2604285 aurel32
        tcg_out_modrm(s, 0xf7 | P_REXW, 2, args[0]);
1167 d2604285 aurel32
        break;
1168 d2604285 aurel32
1169 b6d17150 pbrook
    case INDEX_op_ext8s_i32:
1170 b6d17150 pbrook
        tcg_out_modrm(s, 0xbe | P_EXT | P_REXB, args[0], args[1]);
1171 b6d17150 pbrook
        break;
1172 b6d17150 pbrook
    case INDEX_op_ext16s_i32:
1173 b6d17150 pbrook
        tcg_out_modrm(s, 0xbf | P_EXT, args[0], args[1]);
1174 b6d17150 pbrook
        break;
1175 b6d17150 pbrook
    case INDEX_op_ext8s_i64:
1176 b6d17150 pbrook
        tcg_out_modrm(s, 0xbe | P_EXT | P_REXW, args[0], args[1]);
1177 b6d17150 pbrook
        break;
1178 b6d17150 pbrook
    case INDEX_op_ext16s_i64:
1179 b6d17150 pbrook
        tcg_out_modrm(s, 0xbf | P_EXT | P_REXW, args[0], args[1]);
1180 b6d17150 pbrook
        break;
1181 b6d17150 pbrook
    case INDEX_op_ext32s_i64:
1182 b6d17150 pbrook
        tcg_out_modrm(s, 0x63 | P_REXW, args[0], args[1]);
1183 b6d17150 pbrook
        break;
1184 64584218 Aurelien Jarno
    case INDEX_op_ext8u_i32:
1185 64584218 Aurelien Jarno
        tcg_out_modrm(s, 0xb6 | P_EXT | P_REXB, args[0], args[1]);
1186 64584218 Aurelien Jarno
        break;
1187 64584218 Aurelien Jarno
    case INDEX_op_ext16u_i32:
1188 64584218 Aurelien Jarno
        tcg_out_modrm(s, 0xb7 | P_EXT, args[0], args[1]);
1189 64584218 Aurelien Jarno
        break;
1190 64584218 Aurelien Jarno
    case INDEX_op_ext8u_i64:
1191 64584218 Aurelien Jarno
        tcg_out_modrm(s, 0xb6 | P_EXT | P_REXW, args[0], args[1]);
1192 64584218 Aurelien Jarno
        break;
1193 64584218 Aurelien Jarno
    case INDEX_op_ext16u_i64:
1194 64584218 Aurelien Jarno
        tcg_out_modrm(s, 0xb7 | P_EXT | P_REXW, args[0], args[1]);
1195 64584218 Aurelien Jarno
        break;
1196 64584218 Aurelien Jarno
    case INDEX_op_ext32u_i64:
1197 64584218 Aurelien Jarno
        tcg_out_modrm(s, 0x8b, args[0], args[1]);
1198 64584218 Aurelien Jarno
        break;
1199 b6d17150 pbrook
1200 c896fe29 bellard
    case INDEX_op_qemu_ld8u:
1201 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 0);
1202 c896fe29 bellard
        break;
1203 c896fe29 bellard
    case INDEX_op_qemu_ld8s:
1204 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 0 | 4);
1205 c896fe29 bellard
        break;
1206 c896fe29 bellard
    case INDEX_op_qemu_ld16u:
1207 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 1);
1208 c896fe29 bellard
        break;
1209 c896fe29 bellard
    case INDEX_op_qemu_ld16s:
1210 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 1 | 4);
1211 c896fe29 bellard
        break;
1212 c896fe29 bellard
    case INDEX_op_qemu_ld32u:
1213 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 2);
1214 c896fe29 bellard
        break;
1215 c896fe29 bellard
    case INDEX_op_qemu_ld32s:
1216 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 2 | 4);
1217 c896fe29 bellard
        break;
1218 c896fe29 bellard
    case INDEX_op_qemu_ld64:
1219 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 3);
1220 c896fe29 bellard
        break;
1221 c896fe29 bellard
        
1222 c896fe29 bellard
    case INDEX_op_qemu_st8:
1223 c896fe29 bellard
        tcg_out_qemu_st(s, args, 0);
1224 c896fe29 bellard
        break;
1225 c896fe29 bellard
    case INDEX_op_qemu_st16:
1226 c896fe29 bellard
        tcg_out_qemu_st(s, args, 1);
1227 c896fe29 bellard
        break;
1228 c896fe29 bellard
    case INDEX_op_qemu_st32:
1229 c896fe29 bellard
        tcg_out_qemu_st(s, args, 2);
1230 c896fe29 bellard
        break;
1231 c896fe29 bellard
    case INDEX_op_qemu_st64:
1232 c896fe29 bellard
        tcg_out_qemu_st(s, args, 3);
1233 c896fe29 bellard
        break;
1234 c896fe29 bellard
1235 c896fe29 bellard
    default:
1236 c896fe29 bellard
        tcg_abort();
1237 c896fe29 bellard
    }
1238 c896fe29 bellard
}
1239 c896fe29 bellard
1240 b03cce8e bellard
static int tcg_target_callee_save_regs[] = {
1241 b03cce8e bellard
    TCG_REG_RBP,
1242 b03cce8e bellard
    TCG_REG_RBX,
1243 b03cce8e bellard
    TCG_REG_R12,
1244 b03cce8e bellard
    TCG_REG_R13,
1245 b03cce8e bellard
    /*    TCG_REG_R14, */ /* currently used for the global env, so no
1246 b03cce8e bellard
                             need to save */
1247 b03cce8e bellard
    TCG_REG_R15,
1248 b03cce8e bellard
};
1249 b03cce8e bellard
1250 b03cce8e bellard
static inline void tcg_out_push(TCGContext *s, int reg)
1251 b03cce8e bellard
{
1252 b03cce8e bellard
    tcg_out_opc(s, (0x50 + (reg & 7)), 0, reg, 0);
1253 b03cce8e bellard
}
1254 b03cce8e bellard
1255 b03cce8e bellard
static inline void tcg_out_pop(TCGContext *s, int reg)
1256 b03cce8e bellard
{
1257 b03cce8e bellard
    tcg_out_opc(s, (0x58 + (reg & 7)), 0, reg, 0);
1258 b03cce8e bellard
}
1259 b03cce8e bellard
1260 b03cce8e bellard
/* Generate global QEMU prologue and epilogue code */
1261 b03cce8e bellard
void tcg_target_qemu_prologue(TCGContext *s)
1262 b03cce8e bellard
{
1263 b03cce8e bellard
    int i, frame_size, push_size, stack_addend;
1264 b03cce8e bellard
1265 b03cce8e bellard
    /* TB prologue */
1266 b03cce8e bellard
    /* save all callee saved registers */
1267 b03cce8e bellard
    for(i = 0; i < ARRAY_SIZE(tcg_target_callee_save_regs); i++) {
1268 b03cce8e bellard
        tcg_out_push(s, tcg_target_callee_save_regs[i]);
1269 b03cce8e bellard
1270 b03cce8e bellard
    }
1271 b03cce8e bellard
    /* reserve some stack space */
1272 b03cce8e bellard
    push_size = 8 + ARRAY_SIZE(tcg_target_callee_save_regs) * 8;
1273 b03cce8e bellard
    frame_size = push_size + TCG_STATIC_CALL_ARGS_SIZE;
1274 b03cce8e bellard
    frame_size = (frame_size + TCG_TARGET_STACK_ALIGN - 1) & 
1275 b03cce8e bellard
        ~(TCG_TARGET_STACK_ALIGN - 1);
1276 b03cce8e bellard
    stack_addend = frame_size - push_size;
1277 b03cce8e bellard
    tcg_out_addi(s, TCG_REG_RSP, -stack_addend);
1278 b03cce8e bellard
1279 b03cce8e bellard
    tcg_out_modrm(s, 0xff, 4, TCG_REG_RDI); /* jmp *%rdi */
1280 b03cce8e bellard
    
1281 b03cce8e bellard
    /* TB epilogue */
1282 b03cce8e bellard
    tb_ret_addr = s->code_ptr;
1283 b03cce8e bellard
    tcg_out_addi(s, TCG_REG_RSP, stack_addend);
1284 b03cce8e bellard
    for(i = ARRAY_SIZE(tcg_target_callee_save_regs) - 1; i >= 0; i--) {
1285 b03cce8e bellard
        tcg_out_pop(s, tcg_target_callee_save_regs[i]);
1286 b03cce8e bellard
    }
1287 b03cce8e bellard
    tcg_out8(s, 0xc3); /* ret */
1288 b03cce8e bellard
}
1289 b03cce8e bellard
1290 c896fe29 bellard
static const TCGTargetOpDef x86_64_op_defs[] = {
1291 c896fe29 bellard
    { INDEX_op_exit_tb, { } },
1292 c896fe29 bellard
    { INDEX_op_goto_tb, { } },
1293 c896fe29 bellard
    { INDEX_op_call, { "ri" } }, /* XXX: might need a specific constant constraint */
1294 c896fe29 bellard
    { INDEX_op_jmp, { "ri" } }, /* XXX: might need a specific constant constraint */
1295 c896fe29 bellard
    { INDEX_op_br, { } },
1296 c896fe29 bellard
1297 c896fe29 bellard
    { INDEX_op_mov_i32, { "r", "r" } },
1298 c896fe29 bellard
    { INDEX_op_movi_i32, { "r" } },
1299 c896fe29 bellard
    { INDEX_op_ld8u_i32, { "r", "r" } },
1300 c896fe29 bellard
    { INDEX_op_ld8s_i32, { "r", "r" } },
1301 c896fe29 bellard
    { INDEX_op_ld16u_i32, { "r", "r" } },
1302 c896fe29 bellard
    { INDEX_op_ld16s_i32, { "r", "r" } },
1303 c896fe29 bellard
    { INDEX_op_ld_i32, { "r", "r" } },
1304 c896fe29 bellard
    { INDEX_op_st8_i32, { "r", "r" } },
1305 c896fe29 bellard
    { INDEX_op_st16_i32, { "r", "r" } },
1306 c896fe29 bellard
    { INDEX_op_st_i32, { "r", "r" } },
1307 c896fe29 bellard
1308 c896fe29 bellard
    { INDEX_op_add_i32, { "r", "0", "ri" } },
1309 c896fe29 bellard
    { INDEX_op_mul_i32, { "r", "0", "ri" } },
1310 c896fe29 bellard
    { INDEX_op_div2_i32, { "a", "d", "0", "1", "r" } },
1311 c896fe29 bellard
    { INDEX_op_divu2_i32, { "a", "d", "0", "1", "r" } },
1312 c896fe29 bellard
    { INDEX_op_sub_i32, { "r", "0", "ri" } },
1313 c896fe29 bellard
    { INDEX_op_and_i32, { "r", "0", "ri" } },
1314 c896fe29 bellard
    { INDEX_op_or_i32, { "r", "0", "ri" } },
1315 c896fe29 bellard
    { INDEX_op_xor_i32, { "r", "0", "ri" } },
1316 c896fe29 bellard
1317 c896fe29 bellard
    { INDEX_op_shl_i32, { "r", "0", "ci" } },
1318 c896fe29 bellard
    { INDEX_op_shr_i32, { "r", "0", "ci" } },
1319 c896fe29 bellard
    { INDEX_op_sar_i32, { "r", "0", "ci" } },
1320 d42f183c aurel32
    { INDEX_op_rotl_i32, { "r", "0", "ci" } },
1321 d42f183c aurel32
    { INDEX_op_rotr_i32, { "r", "0", "ci" } },
1322 c896fe29 bellard
1323 c896fe29 bellard
    { INDEX_op_brcond_i32, { "r", "ri" } },
1324 c896fe29 bellard
1325 c896fe29 bellard
    { INDEX_op_mov_i64, { "r", "r" } },
1326 c896fe29 bellard
    { INDEX_op_movi_i64, { "r" } },
1327 c896fe29 bellard
    { INDEX_op_ld8u_i64, { "r", "r" } },
1328 c896fe29 bellard
    { INDEX_op_ld8s_i64, { "r", "r" } },
1329 c896fe29 bellard
    { INDEX_op_ld16u_i64, { "r", "r" } },
1330 c896fe29 bellard
    { INDEX_op_ld16s_i64, { "r", "r" } },
1331 c896fe29 bellard
    { INDEX_op_ld32u_i64, { "r", "r" } },
1332 c896fe29 bellard
    { INDEX_op_ld32s_i64, { "r", "r" } },
1333 c896fe29 bellard
    { INDEX_op_ld_i64, { "r", "r" } },
1334 c896fe29 bellard
    { INDEX_op_st8_i64, { "r", "r" } },
1335 c896fe29 bellard
    { INDEX_op_st16_i64, { "r", "r" } },
1336 c896fe29 bellard
    { INDEX_op_st32_i64, { "r", "r" } },
1337 c896fe29 bellard
    { INDEX_op_st_i64, { "r", "r" } },
1338 c896fe29 bellard
1339 c896fe29 bellard
    { INDEX_op_add_i64, { "r", "0", "re" } },
1340 c896fe29 bellard
    { INDEX_op_mul_i64, { "r", "0", "re" } },
1341 c896fe29 bellard
    { INDEX_op_div2_i64, { "a", "d", "0", "1", "r" } },
1342 c896fe29 bellard
    { INDEX_op_divu2_i64, { "a", "d", "0", "1", "r" } },
1343 c896fe29 bellard
    { INDEX_op_sub_i64, { "r", "0", "re" } },
1344 c896fe29 bellard
    { INDEX_op_and_i64, { "r", "0", "reZ" } },
1345 c896fe29 bellard
    { INDEX_op_or_i64, { "r", "0", "re" } },
1346 c896fe29 bellard
    { INDEX_op_xor_i64, { "r", "0", "re" } },
1347 c896fe29 bellard
1348 c896fe29 bellard
    { INDEX_op_shl_i64, { "r", "0", "ci" } },
1349 c896fe29 bellard
    { INDEX_op_shr_i64, { "r", "0", "ci" } },
1350 c896fe29 bellard
    { INDEX_op_sar_i64, { "r", "0", "ci" } },
1351 d42f183c aurel32
    { INDEX_op_rotl_i64, { "r", "0", "ci" } },
1352 d42f183c aurel32
    { INDEX_op_rotr_i64, { "r", "0", "ci" } },
1353 c896fe29 bellard
1354 c896fe29 bellard
    { INDEX_op_brcond_i64, { "r", "re" } },
1355 c896fe29 bellard
1356 86dbdd40 aurel32
    { INDEX_op_bswap16_i32, { "r", "0" } },
1357 86dbdd40 aurel32
    { INDEX_op_bswap16_i64, { "r", "0" } },
1358 66896cb8 aurel32
    { INDEX_op_bswap32_i32, { "r", "0" } },
1359 86dbdd40 aurel32
    { INDEX_op_bswap32_i64, { "r", "0" } },
1360 66896cb8 aurel32
    { INDEX_op_bswap64_i64, { "r", "0" } },
1361 c896fe29 bellard
1362 390efc54 pbrook
    { INDEX_op_neg_i32, { "r", "0" } },
1363 390efc54 pbrook
    { INDEX_op_neg_i64, { "r", "0" } },
1364 390efc54 pbrook
1365 d2604285 aurel32
    { INDEX_op_not_i32, { "r", "0" } },
1366 d2604285 aurel32
    { INDEX_op_not_i64, { "r", "0" } },
1367 d2604285 aurel32
1368 b6d17150 pbrook
    { INDEX_op_ext8s_i32, { "r", "r"} },
1369 b6d17150 pbrook
    { INDEX_op_ext16s_i32, { "r", "r"} },
1370 b6d17150 pbrook
    { INDEX_op_ext8s_i64, { "r", "r"} },
1371 b6d17150 pbrook
    { INDEX_op_ext16s_i64, { "r", "r"} },
1372 b6d17150 pbrook
    { INDEX_op_ext32s_i64, { "r", "r"} },
1373 64584218 Aurelien Jarno
    { INDEX_op_ext8u_i32, { "r", "r"} },
1374 64584218 Aurelien Jarno
    { INDEX_op_ext16u_i32, { "r", "r"} },
1375 64584218 Aurelien Jarno
    { INDEX_op_ext8u_i64, { "r", "r"} },
1376 64584218 Aurelien Jarno
    { INDEX_op_ext16u_i64, { "r", "r"} },
1377 64584218 Aurelien Jarno
    { INDEX_op_ext32u_i64, { "r", "r"} },
1378 b6d17150 pbrook
1379 c896fe29 bellard
    { INDEX_op_qemu_ld8u, { "r", "L" } },
1380 c896fe29 bellard
    { INDEX_op_qemu_ld8s, { "r", "L" } },
1381 c896fe29 bellard
    { INDEX_op_qemu_ld16u, { "r", "L" } },
1382 c896fe29 bellard
    { INDEX_op_qemu_ld16s, { "r", "L" } },
1383 c896fe29 bellard
    { INDEX_op_qemu_ld32u, { "r", "L" } },
1384 c896fe29 bellard
    { INDEX_op_qemu_ld32s, { "r", "L" } },
1385 c896fe29 bellard
    { INDEX_op_qemu_ld64, { "r", "L" } },
1386 c896fe29 bellard
1387 c896fe29 bellard
    { INDEX_op_qemu_st8, { "L", "L" } },
1388 c896fe29 bellard
    { INDEX_op_qemu_st16, { "L", "L" } },
1389 c896fe29 bellard
    { INDEX_op_qemu_st32, { "L", "L" } },
1390 c896fe29 bellard
    { INDEX_op_qemu_st64, { "L", "L", "L" } },
1391 c896fe29 bellard
1392 c896fe29 bellard
    { -1 },
1393 c896fe29 bellard
};
1394 c896fe29 bellard
1395 c896fe29 bellard
void tcg_target_init(TCGContext *s)
1396 c896fe29 bellard
{
1397 b03cce8e bellard
    /* fail safe */
1398 b03cce8e bellard
    if ((1 << CPU_TLB_ENTRY_BITS) != sizeof(CPUTLBEntry))
1399 b03cce8e bellard
        tcg_abort();
1400 b03cce8e bellard
1401 c896fe29 bellard
    tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I32], 0, 0xffff);
1402 c896fe29 bellard
    tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I64], 0, 0xffff);
1403 c896fe29 bellard
    tcg_regset_set32(tcg_target_call_clobber_regs, 0,
1404 c896fe29 bellard
                     (1 << TCG_REG_RDI) | 
1405 c896fe29 bellard
                     (1 << TCG_REG_RSI) | 
1406 c896fe29 bellard
                     (1 << TCG_REG_RDX) |
1407 c896fe29 bellard
                     (1 << TCG_REG_RCX) |
1408 c896fe29 bellard
                     (1 << TCG_REG_R8) |
1409 c896fe29 bellard
                     (1 << TCG_REG_R9) |
1410 c896fe29 bellard
                     (1 << TCG_REG_RAX) |
1411 c896fe29 bellard
                     (1 << TCG_REG_R10) |
1412 c896fe29 bellard
                     (1 << TCG_REG_R11));
1413 c896fe29 bellard
    
1414 c896fe29 bellard
    tcg_regset_clear(s->reserved_regs);
1415 c896fe29 bellard
    tcg_regset_set_reg(s->reserved_regs, TCG_REG_RSP);
1416 3c3a1d20 bellard
1417 c896fe29 bellard
    tcg_add_target_add_op_defs(x86_64_op_defs);
1418 c896fe29 bellard
}