Revision 647de6ca

b/exec-all.h
608 608
    }
609 609
    pd = env->tlb_table[mmu_idx][index].addr_code & ~TARGET_PAGE_MASK;
610 610
    if (pd > IO_MEM_ROM && !(pd & IO_MEM_ROMD)) {
611
#ifdef TARGET_SPARC
611
#if defined(TARGET_SPARC) || defined(TARGET_MIPS)
612 612
        do_unassigned_access(addr, 0, 1, 0);
613 613
#else
614 614
        cpu_abort(env, "Trying to execute code outside RAM or ROM at 0x" TARGET_FMT_lx "\n", addr);
b/target-mips/cpu.h
479 479
void mips_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, ...));
480 480
int cpu_mips_register (CPUMIPSState *env, mips_def_t *def);
481 481

  
482
void do_unassigned_access(target_phys_addr_t addr, int is_write, int is_exec,
483
                          int unused);
484

  
482 485
#define CPUState CPUMIPSState
483 486
#define cpu_init cpu_mips_init
484 487
#define cpu_exec cpu_mips_exec
b/target-mips/op_helper.c
591 591
    env = saved_env;
592 592
}
593 593

  
594
void do_unassigned_access(target_phys_addr_t addr, int is_write, int is_exec,
595
                          int unused)
596
{
597
    if (is_exec)
598
        do_raise_exception(EXCP_IBE);
599
    else
600
        do_raise_exception(EXCP_DBE);
601
}
594 602
#endif
595 603

  
596 604
/* Complex FPU operations which may need stack space. */

Also available in: Unified diff