Revision 65ce8c2f target-sparc/cpu.h
| b/target-sparc/cpu.h | ||
|---|---|---|
| 12 | 12 |
#define TARGET_FPREGS 64 |
| 13 | 13 |
#define TARGET_PAGE_BITS 12 /* XXX */ |
| 14 | 14 |
#endif |
| 15 |
#define TARGET_FPREG_T float |
|
| 15 |
#define TARGET_FPREG_T float32
|
|
| 16 | 16 |
|
| 17 | 17 |
#include "cpu-defs.h" |
| 18 | 18 |
|
| ... | ... | |
| 146 | 146 |
typedef struct CPUSPARCState {
|
| 147 | 147 |
target_ulong gregs[8]; /* general registers */ |
| 148 | 148 |
target_ulong *regwptr; /* pointer to current register window */ |
| 149 |
TARGET_FPREG_T fpr[TARGET_FPREGS]; /* floating point registers */
|
|
| 149 |
float32 fpr[TARGET_FPREGS]; /* floating point registers */
|
|
| 150 | 150 |
target_ulong pc; /* program counter */ |
| 151 | 151 |
target_ulong npc; /* next program counter */ |
| 152 | 152 |
target_ulong y; /* multiply/divide register */ |
| ... | ... | |
| 187 | 187 |
uint32_t mmuregs[16]; |
| 188 | 188 |
#endif |
| 189 | 189 |
/* temporary float registers */ |
| 190 |
float ft0, ft1; |
|
| 191 |
double dt0, dt1;
|
|
| 190 |
float32 ft0, ft1;
|
|
| 191 |
float64 dt0, dt1;
|
|
| 192 | 192 |
float_status fp_status; |
| 193 | 193 |
#if defined(TARGET_SPARC64) |
| 194 | 194 |
#define MAXTL 4 |
| ... | ... | |
| 236 | 236 |
CPUSPARCState *cpu_sparc_init(void); |
| 237 | 237 |
int cpu_sparc_exec(CPUSPARCState *s); |
| 238 | 238 |
int cpu_sparc_close(CPUSPARCState *s); |
| 239 |
void cpu_get_fp64(uint64_t *pmant, uint16_t *pexp, double f); |
|
| 240 |
double cpu_put_fp64(uint64_t mant, uint16_t exp); |
|
| 241 | 239 |
|
| 242 | 240 |
/* Fake impl 0, version 4 */ |
| 243 | 241 |
#define GET_PSR(env) ((0 << 28) | (4 << 24) | (env->psr & PSR_ICC) | \ |
Also available in: Unified diff