Revision 66896cb8 target-arm/translate.c

b/target-arm/translate.c
5162 5162 
                        NEON_GET_REG(T0, rm, pass * 2);
5163 5163 
                        NEON_GET_REG(T1, rm, pass * 2 + 1);
5164 5164 
                        switch (size) {
5165 
                        case 0: tcg_gen_bswap_i32(cpu_T[0], cpu_T[0]); break;
5165 
                        case 0: tcg_gen_bswap32_i32(cpu_T[0], cpu_T[0]); break;
5166 5166 
                        case 1: gen_swap_half(cpu_T[0]); break;
5167 5167 
                        case 2: /* no-op */ break;
5168 5168 
                        default: abort();
......
5173 5173 
                        } else {
5174 5174 
                            gen_op_movl_T0_T1();
5175 5175 
                            switch (size) {
5176 
                            case 0: tcg_gen_bswap_i32(cpu_T[0], cpu_T[0]); break;
5176 
                            case 0: tcg_gen_bswap32_i32(cpu_T[0], cpu_T[0]); break;
5177 5177 
                            case 1: gen_swap_half(cpu_T[0]); break;
5178 5178 
                            default: abort();
5179 5179 
                            }
......
5315 5315 
                        switch (op) {
5316 5316 
                        case 1: /* VREV32 */
5317 5317 
                            switch (size) {
5318 
                            case 0: tcg_gen_bswap_i32(cpu_T[0], cpu_T[0]); break;
5318 
                            case 0: tcg_gen_bswap32_i32(cpu_T[0], cpu_T[0]); break;
5319 5319 
                            case 1: gen_swap_half(cpu_T[0]); break;
5320 5320 
                            default: return 1;
5321 5321 
                            }
......
6568 6568 
                            if (insn & (1 << 7))
6569 6569 
                                gen_rev16(tmp);
6570 6570 
                            else
6571 
                                tcg_gen_bswap_i32(tmp, tmp);
6571 
                                tcg_gen_bswap32_i32(tmp, tmp);
6572 6572 
                        }
6573 6573 
                        store_reg(s, rd, tmp);
6574 6574 
                    } else {
......
7384 7384 
                    gen_helper_rbit(tmp, tmp);
7385 7385 
                    break;
7386 7386 
                case 0x08: /* rev */
7387 
                    tcg_gen_bswap_i32(tmp, tmp);
7387 
                    tcg_gen_bswap32_i32(tmp, tmp);
7388 7388 
                    break;
7389 7389 
                case 0x09: /* rev16 */
7390 7390 
                    gen_rev16(tmp);
......
8518 8518 
            rd = insn & 0x7;
8519 8519 
            tmp = load_reg(s, rn);
8520 8520 
            switch ((insn >> 6) & 3) {
8521 
            case 0: tcg_gen_bswap_i32(tmp, tmp); break;
8521 
            case 0: tcg_gen_bswap32_i32(tmp, tmp); break;
8522 8522 
            case 1: gen_rev16(tmp); break;
8523 8523 
            case 3: gen_revsh(tmp); break;
8524 8524 
            default: goto illegal_op;

Also available in: Unified diff