root / disas.c @ 6af0bf9c
History | View | Annotate | Download (9.4 kB)
1 | b9adb4a6 | bellard | /* General "disassemble this chunk" code. Used for debugging. */
|
---|---|---|---|
2 | 5bbe9299 | bellard | #include "config.h" |
3 | b9adb4a6 | bellard | #include "dis-asm.h" |
4 | b9adb4a6 | bellard | #include "elf.h" |
5 | aa0aa4fa | bellard | #include <errno.h> |
6 | b9adb4a6 | bellard | |
7 | c6105c0a | bellard | #include "cpu.h" |
8 | c6105c0a | bellard | #include "exec-all.h" |
9 | 9307c4c1 | bellard | #include "disas.h" |
10 | c6105c0a | bellard | |
11 | b9adb4a6 | bellard | /* Filled in by elfload.c. Simplistic, but will do for now. */
|
12 | e80cfcfc | bellard | struct syminfo *syminfos = NULL; |
13 | b9adb4a6 | bellard | |
14 | aa0aa4fa | bellard | /* Get LENGTH bytes from info's buffer, at target address memaddr.
|
15 | aa0aa4fa | bellard | Transfer them to myaddr. */
|
16 | aa0aa4fa | bellard | int
|
17 | aa0aa4fa | bellard | buffer_read_memory (memaddr, myaddr, length, info) |
18 | aa0aa4fa | bellard | bfd_vma memaddr; |
19 | aa0aa4fa | bellard | bfd_byte *myaddr; |
20 | aa0aa4fa | bellard | int length;
|
21 | aa0aa4fa | bellard | struct disassemble_info *info;
|
22 | aa0aa4fa | bellard | { |
23 | c6105c0a | bellard | if (memaddr < info->buffer_vma
|
24 | c6105c0a | bellard | || memaddr + length > info->buffer_vma + info->buffer_length) |
25 | c6105c0a | bellard | /* Out of bounds. Use EIO because GDB uses it. */
|
26 | c6105c0a | bellard | return EIO;
|
27 | c6105c0a | bellard | memcpy (myaddr, info->buffer + (memaddr - info->buffer_vma), length); |
28 | c6105c0a | bellard | return 0; |
29 | aa0aa4fa | bellard | } |
30 | aa0aa4fa | bellard | |
31 | c6105c0a | bellard | /* Get LENGTH bytes from info's buffer, at target address memaddr.
|
32 | c6105c0a | bellard | Transfer them to myaddr. */
|
33 | c6105c0a | bellard | static int |
34 | c27004ec | bellard | target_read_memory (bfd_vma memaddr, |
35 | c27004ec | bellard | bfd_byte *myaddr, |
36 | c27004ec | bellard | int length,
|
37 | c27004ec | bellard | struct disassemble_info *info)
|
38 | c6105c0a | bellard | { |
39 | c6105c0a | bellard | int i;
|
40 | c6105c0a | bellard | for(i = 0; i < length; i++) { |
41 | c27004ec | bellard | myaddr[i] = ldub_code(memaddr + i); |
42 | c6105c0a | bellard | } |
43 | c6105c0a | bellard | return 0; |
44 | c6105c0a | bellard | } |
45 | c6105c0a | bellard | |
46 | aa0aa4fa | bellard | /* Print an error message. We can assume that this is in response to
|
47 | aa0aa4fa | bellard | an error return from buffer_read_memory. */
|
48 | aa0aa4fa | bellard | void
|
49 | aa0aa4fa | bellard | perror_memory (status, memaddr, info) |
50 | aa0aa4fa | bellard | int status;
|
51 | aa0aa4fa | bellard | bfd_vma memaddr; |
52 | aa0aa4fa | bellard | struct disassemble_info *info;
|
53 | aa0aa4fa | bellard | { |
54 | aa0aa4fa | bellard | if (status != EIO)
|
55 | aa0aa4fa | bellard | /* Can't happen. */
|
56 | aa0aa4fa | bellard | (*info->fprintf_func) (info->stream, "Unknown error %d\n", status);
|
57 | aa0aa4fa | bellard | else
|
58 | aa0aa4fa | bellard | /* Actually, address between memaddr and memaddr + len was
|
59 | aa0aa4fa | bellard | out of bounds. */
|
60 | aa0aa4fa | bellard | (*info->fprintf_func) (info->stream, |
61 | d44b29c2 | bellard | "Address 0x%llx is out of bounds.\n", memaddr);
|
62 | aa0aa4fa | bellard | } |
63 | aa0aa4fa | bellard | |
64 | aa0aa4fa | bellard | /* This could be in a separate file, to save miniscule amounts of space
|
65 | aa0aa4fa | bellard | in statically linked executables. */
|
66 | aa0aa4fa | bellard | |
67 | aa0aa4fa | bellard | /* Just print the address is hex. This is included for completeness even
|
68 | aa0aa4fa | bellard | though both GDB and objdump provide their own (to print symbolic
|
69 | aa0aa4fa | bellard | addresses). */
|
70 | aa0aa4fa | bellard | |
71 | aa0aa4fa | bellard | void
|
72 | aa0aa4fa | bellard | generic_print_address (addr, info) |
73 | aa0aa4fa | bellard | bfd_vma addr; |
74 | aa0aa4fa | bellard | struct disassemble_info *info;
|
75 | aa0aa4fa | bellard | { |
76 | d44b29c2 | bellard | (*info->fprintf_func) (info->stream, "0x%llx", addr);
|
77 | aa0aa4fa | bellard | } |
78 | aa0aa4fa | bellard | |
79 | aa0aa4fa | bellard | /* Just return the given address. */
|
80 | aa0aa4fa | bellard | |
81 | aa0aa4fa | bellard | int
|
82 | aa0aa4fa | bellard | generic_symbol_at_address (addr, info) |
83 | aa0aa4fa | bellard | bfd_vma addr; |
84 | aa0aa4fa | bellard | struct disassemble_info * info;
|
85 | aa0aa4fa | bellard | { |
86 | aa0aa4fa | bellard | return 1; |
87 | aa0aa4fa | bellard | } |
88 | aa0aa4fa | bellard | |
89 | aa0aa4fa | bellard | bfd_vma bfd_getl32 (const bfd_byte *addr)
|
90 | aa0aa4fa | bellard | { |
91 | aa0aa4fa | bellard | unsigned long v; |
92 | aa0aa4fa | bellard | |
93 | aa0aa4fa | bellard | v = (unsigned long) addr[0]; |
94 | aa0aa4fa | bellard | v |= (unsigned long) addr[1] << 8; |
95 | aa0aa4fa | bellard | v |= (unsigned long) addr[2] << 16; |
96 | aa0aa4fa | bellard | v |= (unsigned long) addr[3] << 24; |
97 | aa0aa4fa | bellard | return (bfd_vma) v;
|
98 | aa0aa4fa | bellard | } |
99 | aa0aa4fa | bellard | |
100 | aa0aa4fa | bellard | bfd_vma bfd_getb32 (const bfd_byte *addr)
|
101 | aa0aa4fa | bellard | { |
102 | aa0aa4fa | bellard | unsigned long v; |
103 | aa0aa4fa | bellard | |
104 | aa0aa4fa | bellard | v = (unsigned long) addr[0] << 24; |
105 | aa0aa4fa | bellard | v |= (unsigned long) addr[1] << 16; |
106 | aa0aa4fa | bellard | v |= (unsigned long) addr[2] << 8; |
107 | aa0aa4fa | bellard | v |= (unsigned long) addr[3]; |
108 | aa0aa4fa | bellard | return (bfd_vma) v;
|
109 | aa0aa4fa | bellard | } |
110 | aa0aa4fa | bellard | |
111 | 6af0bf9c | bellard | bfd_vma bfd_getl16 (const bfd_byte *addr)
|
112 | 6af0bf9c | bellard | { |
113 | 6af0bf9c | bellard | unsigned long v; |
114 | 6af0bf9c | bellard | |
115 | 6af0bf9c | bellard | v = (unsigned long) addr[0]; |
116 | 6af0bf9c | bellard | v |= (unsigned long) addr[1] << 8; |
117 | 6af0bf9c | bellard | return (bfd_vma) v;
|
118 | 6af0bf9c | bellard | } |
119 | 6af0bf9c | bellard | |
120 | 6af0bf9c | bellard | bfd_vma bfd_getb16 (const bfd_byte *addr)
|
121 | 6af0bf9c | bellard | { |
122 | 6af0bf9c | bellard | unsigned long v; |
123 | 6af0bf9c | bellard | |
124 | 6af0bf9c | bellard | v = (unsigned long) addr[0] << 24; |
125 | 6af0bf9c | bellard | v |= (unsigned long) addr[1] << 16; |
126 | 6af0bf9c | bellard | return (bfd_vma) v;
|
127 | 6af0bf9c | bellard | } |
128 | 6af0bf9c | bellard | |
129 | c2d551ff | bellard | #ifdef TARGET_ARM
|
130 | c2d551ff | bellard | static int |
131 | c2d551ff | bellard | print_insn_thumb1(bfd_vma pc, disassemble_info *info) |
132 | c2d551ff | bellard | { |
133 | c2d551ff | bellard | return print_insn_arm(pc | 1, info); |
134 | c2d551ff | bellard | } |
135 | c2d551ff | bellard | #endif
|
136 | c2d551ff | bellard | |
137 | c2d551ff | bellard | /* Disassemble this for me please... (debugging). 'flags' has teh following
|
138 | c2d551ff | bellard | values:
|
139 | c2d551ff | bellard | i386 - nonzero means 16 bit code
|
140 | c2d551ff | bellard | arm - nonzero means thumb code
|
141 | c2d551ff | bellard | other targets - unused
|
142 | c2d551ff | bellard | */
|
143 | 83b34f8b | bellard | void target_disas(FILE *out, target_ulong code, target_ulong size, int flags) |
144 | b9adb4a6 | bellard | { |
145 | c27004ec | bellard | target_ulong pc; |
146 | b9adb4a6 | bellard | int count;
|
147 | b9adb4a6 | bellard | struct disassemble_info disasm_info;
|
148 | b9adb4a6 | bellard | int (*print_insn)(bfd_vma pc, disassemble_info *info);
|
149 | b9adb4a6 | bellard | |
150 | b9adb4a6 | bellard | INIT_DISASSEMBLE_INFO(disasm_info, out, fprintf); |
151 | b9adb4a6 | bellard | |
152 | c27004ec | bellard | disasm_info.read_memory_func = target_read_memory; |
153 | c27004ec | bellard | disasm_info.buffer_vma = code; |
154 | c27004ec | bellard | disasm_info.buffer_length = size; |
155 | c27004ec | bellard | |
156 | c27004ec | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
157 | c27004ec | bellard | disasm_info.endian = BFD_ENDIAN_BIG; |
158 | c27004ec | bellard | #else
|
159 | c27004ec | bellard | disasm_info.endian = BFD_ENDIAN_LITTLE; |
160 | c27004ec | bellard | #endif
|
161 | c27004ec | bellard | #if defined(TARGET_I386)
|
162 | c27004ec | bellard | if (flags == 2) |
163 | c27004ec | bellard | disasm_info.mach = bfd_mach_x86_64; |
164 | c27004ec | bellard | else if (flags == 1) |
165 | c27004ec | bellard | disasm_info.mach = bfd_mach_i386_i8086; |
166 | c27004ec | bellard | else
|
167 | c27004ec | bellard | disasm_info.mach = bfd_mach_i386_i386; |
168 | c27004ec | bellard | print_insn = print_insn_i386; |
169 | c27004ec | bellard | #elif defined(TARGET_ARM)
|
170 | c2d551ff | bellard | if (flags)
|
171 | c2d551ff | bellard | print_insn = print_insn_thumb1; |
172 | c2d551ff | bellard | else
|
173 | c2d551ff | bellard | print_insn = print_insn_arm; |
174 | c27004ec | bellard | #elif defined(TARGET_SPARC)
|
175 | c27004ec | bellard | print_insn = print_insn_sparc; |
176 | 3475187d | bellard | #ifdef TARGET_SPARC64
|
177 | 3475187d | bellard | disasm_info.mach = bfd_mach_sparc_v9b; |
178 | 3475187d | bellard | #endif
|
179 | c27004ec | bellard | #elif defined(TARGET_PPC)
|
180 | 111bfab3 | bellard | if (cpu_single_env->msr[MSR_LE])
|
181 | 111bfab3 | bellard | disasm_info.endian = BFD_ENDIAN_LITTLE; |
182 | c27004ec | bellard | print_insn = print_insn_ppc; |
183 | 6af0bf9c | bellard | #elif defined(TARGET_MIPS)
|
184 | 6af0bf9c | bellard | print_insn = print_insn_big_mips; |
185 | c27004ec | bellard | #else
|
186 | b8076a74 | bellard | fprintf(out, "0x" TARGET_FMT_lx
|
187 | b8076a74 | bellard | ": Asm output not supported on this arch\n", code);
|
188 | c27004ec | bellard | return;
|
189 | c6105c0a | bellard | #endif
|
190 | c6105c0a | bellard | |
191 | c27004ec | bellard | for (pc = code; pc < code + size; pc += count) {
|
192 | fa15e030 | bellard | fprintf(out, "0x" TARGET_FMT_lx ": ", pc); |
193 | c27004ec | bellard | count = print_insn(pc, &disasm_info); |
194 | c27004ec | bellard | #if 0
|
195 | c27004ec | bellard | {
|
196 | c27004ec | bellard | int i;
|
197 | c27004ec | bellard | uint8_t b;
|
198 | c27004ec | bellard | fprintf(out, " {");
|
199 | c27004ec | bellard | for(i = 0; i < count; i++) {
|
200 | c27004ec | bellard | target_read_memory(pc + i, &b, 1, &disasm_info);
|
201 | c27004ec | bellard | fprintf(out, " %02x", b);
|
202 | c27004ec | bellard | }
|
203 | c27004ec | bellard | fprintf(out, " }");
|
204 | c27004ec | bellard | }
|
205 | c27004ec | bellard | #endif
|
206 | c27004ec | bellard | fprintf(out, "\n");
|
207 | c27004ec | bellard | if (count < 0) |
208 | c27004ec | bellard | break;
|
209 | c27004ec | bellard | } |
210 | c27004ec | bellard | } |
211 | c27004ec | bellard | |
212 | c27004ec | bellard | /* Disassemble this for me please... (debugging). */
|
213 | c27004ec | bellard | void disas(FILE *out, void *code, unsigned long size) |
214 | c27004ec | bellard | { |
215 | c27004ec | bellard | unsigned long pc; |
216 | c27004ec | bellard | int count;
|
217 | c27004ec | bellard | struct disassemble_info disasm_info;
|
218 | c27004ec | bellard | int (*print_insn)(bfd_vma pc, disassemble_info *info);
|
219 | c27004ec | bellard | |
220 | c27004ec | bellard | INIT_DISASSEMBLE_INFO(disasm_info, out, fprintf); |
221 | c27004ec | bellard | |
222 | b9adb4a6 | bellard | disasm_info.buffer = code; |
223 | b9adb4a6 | bellard | disasm_info.buffer_vma = (unsigned long)code; |
224 | b9adb4a6 | bellard | disasm_info.buffer_length = size; |
225 | b9adb4a6 | bellard | |
226 | b9adb4a6 | bellard | #ifdef WORDS_BIGENDIAN
|
227 | c27004ec | bellard | disasm_info.endian = BFD_ENDIAN_BIG; |
228 | b9adb4a6 | bellard | #else
|
229 | c27004ec | bellard | disasm_info.endian = BFD_ENDIAN_LITTLE; |
230 | b9adb4a6 | bellard | #endif
|
231 | bc51c5c9 | bellard | #if defined(__i386__)
|
232 | c27004ec | bellard | disasm_info.mach = bfd_mach_i386_i386; |
233 | c27004ec | bellard | print_insn = print_insn_i386; |
234 | bc51c5c9 | bellard | #elif defined(__x86_64__)
|
235 | c27004ec | bellard | disasm_info.mach = bfd_mach_x86_64; |
236 | c27004ec | bellard | print_insn = print_insn_i386; |
237 | b9adb4a6 | bellard | #elif defined(__powerpc__)
|
238 | c27004ec | bellard | print_insn = print_insn_ppc; |
239 | a993ba85 | bellard | #elif defined(__alpha__)
|
240 | c27004ec | bellard | print_insn = print_insn_alpha; |
241 | aa0aa4fa | bellard | #elif defined(__sparc__)
|
242 | c27004ec | bellard | print_insn = print_insn_sparc; |
243 | aa0aa4fa | bellard | #elif defined(__arm__)
|
244 | c27004ec | bellard | print_insn = print_insn_arm; |
245 | 6af0bf9c | bellard | #elif defined(__MIPSEB__)
|
246 | 6af0bf9c | bellard | print_insn = print_insn_big_mips; |
247 | 6af0bf9c | bellard | #elif defined(__MIPSEL__)
|
248 | 6af0bf9c | bellard | print_insn = print_insn_little_mips; |
249 | b9adb4a6 | bellard | #else
|
250 | b8076a74 | bellard | fprintf(out, "0x%lx: Asm output not supported on this arch\n",
|
251 | b8076a74 | bellard | (long) code);
|
252 | c27004ec | bellard | return;
|
253 | b9adb4a6 | bellard | #endif
|
254 | c27004ec | bellard | for (pc = (unsigned long)code; pc < (unsigned long)code + size; pc += count) { |
255 | c27004ec | bellard | fprintf(out, "0x%08lx: ", pc);
|
256 | aa0aa4fa | bellard | #ifdef __arm__
|
257 | aa0aa4fa | bellard | /* since data are included in the code, it is better to
|
258 | aa0aa4fa | bellard | display code data too */
|
259 | 95cbfc64 | bellard | if (is_host) {
|
260 | aa0aa4fa | bellard | fprintf(out, "%08x ", (int)bfd_getl32((const bfd_byte *)pc)); |
261 | aa0aa4fa | bellard | } |
262 | aa0aa4fa | bellard | #endif
|
263 | c27004ec | bellard | count = print_insn(pc, &disasm_info); |
264 | b9adb4a6 | bellard | fprintf(out, "\n");
|
265 | b9adb4a6 | bellard | if (count < 0) |
266 | b9adb4a6 | bellard | break;
|
267 | b9adb4a6 | bellard | } |
268 | b9adb4a6 | bellard | } |
269 | b9adb4a6 | bellard | |
270 | b9adb4a6 | bellard | /* Look up symbol for debugging purpose. Returns "" if unknown. */
|
271 | c27004ec | bellard | const char *lookup_symbol(target_ulong orig_addr) |
272 | b9adb4a6 | bellard | { |
273 | b9adb4a6 | bellard | unsigned int i; |
274 | b9adb4a6 | bellard | /* Hack, because we know this is x86. */
|
275 | e80cfcfc | bellard | Elf32_Sym *sym; |
276 | e80cfcfc | bellard | struct syminfo *s;
|
277 | e80cfcfc | bellard | |
278 | e80cfcfc | bellard | for (s = syminfos; s; s = s->next) {
|
279 | e80cfcfc | bellard | sym = s->disas_symtab; |
280 | e80cfcfc | bellard | for (i = 0; i < s->disas_num_syms; i++) { |
281 | e80cfcfc | bellard | if (sym[i].st_shndx == SHN_UNDEF
|
282 | e80cfcfc | bellard | || sym[i].st_shndx >= SHN_LORESERVE) |
283 | e80cfcfc | bellard | continue;
|
284 | b9adb4a6 | bellard | |
285 | e80cfcfc | bellard | if (ELF_ST_TYPE(sym[i].st_info) != STT_FUNC)
|
286 | e80cfcfc | bellard | continue;
|
287 | b9adb4a6 | bellard | |
288 | c27004ec | bellard | if (orig_addr >= sym[i].st_value
|
289 | c27004ec | bellard | && orig_addr < sym[i].st_value + sym[i].st_size) |
290 | e80cfcfc | bellard | return s->disas_strtab + sym[i].st_name;
|
291 | e80cfcfc | bellard | } |
292 | b9adb4a6 | bellard | } |
293 | b9adb4a6 | bellard | return ""; |
294 | b9adb4a6 | bellard | } |
295 | 9307c4c1 | bellard | |
296 | 9307c4c1 | bellard | #if !defined(CONFIG_USER_ONLY)
|
297 | 9307c4c1 | bellard | |
298 | 3d2cfdf1 | bellard | void term_vprintf(const char *fmt, va_list ap); |
299 | 3d2cfdf1 | bellard | void term_printf(const char *fmt, ...); |
300 | 3d2cfdf1 | bellard | |
301 | 9307c4c1 | bellard | static int monitor_disas_is_physical; |
302 | 9307c4c1 | bellard | |
303 | 9307c4c1 | bellard | static int |
304 | 9307c4c1 | bellard | monitor_read_memory (memaddr, myaddr, length, info) |
305 | 9307c4c1 | bellard | bfd_vma memaddr; |
306 | 9307c4c1 | bellard | bfd_byte *myaddr; |
307 | 9307c4c1 | bellard | int length;
|
308 | 9307c4c1 | bellard | struct disassemble_info *info;
|
309 | 9307c4c1 | bellard | { |
310 | 9307c4c1 | bellard | if (monitor_disas_is_physical) {
|
311 | 9307c4c1 | bellard | cpu_physical_memory_rw(memaddr, myaddr, length, 0);
|
312 | 9307c4c1 | bellard | } else {
|
313 | 9307c4c1 | bellard | cpu_memory_rw_debug(cpu_single_env, memaddr,myaddr, length, 0);
|
314 | 9307c4c1 | bellard | } |
315 | 9307c4c1 | bellard | return 0; |
316 | 9307c4c1 | bellard | } |
317 | 9307c4c1 | bellard | |
318 | 3d2cfdf1 | bellard | static int monitor_fprintf(FILE *stream, const char *fmt, ...) |
319 | 3d2cfdf1 | bellard | { |
320 | 3d2cfdf1 | bellard | va_list ap; |
321 | 3d2cfdf1 | bellard | va_start(ap, fmt); |
322 | 3d2cfdf1 | bellard | term_vprintf(fmt, ap); |
323 | 3d2cfdf1 | bellard | va_end(ap); |
324 | 3d2cfdf1 | bellard | return 0; |
325 | 3d2cfdf1 | bellard | } |
326 | 3d2cfdf1 | bellard | |
327 | 9307c4c1 | bellard | void monitor_disas(target_ulong pc, int nb_insn, int is_physical, int flags) |
328 | 9307c4c1 | bellard | { |
329 | 9307c4c1 | bellard | int count, i;
|
330 | 9307c4c1 | bellard | struct disassemble_info disasm_info;
|
331 | 9307c4c1 | bellard | int (*print_insn)(bfd_vma pc, disassemble_info *info);
|
332 | 9307c4c1 | bellard | |
333 | 3d2cfdf1 | bellard | INIT_DISASSEMBLE_INFO(disasm_info, NULL, monitor_fprintf);
|
334 | 9307c4c1 | bellard | |
335 | 9307c4c1 | bellard | monitor_disas_is_physical = is_physical; |
336 | 9307c4c1 | bellard | disasm_info.read_memory_func = monitor_read_memory; |
337 | 9307c4c1 | bellard | |
338 | 9307c4c1 | bellard | disasm_info.buffer_vma = pc; |
339 | 9307c4c1 | bellard | |
340 | 9307c4c1 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
341 | 9307c4c1 | bellard | disasm_info.endian = BFD_ENDIAN_BIG; |
342 | 9307c4c1 | bellard | #else
|
343 | 9307c4c1 | bellard | disasm_info.endian = BFD_ENDIAN_LITTLE; |
344 | 9307c4c1 | bellard | #endif
|
345 | 9307c4c1 | bellard | #if defined(TARGET_I386)
|
346 | fa15e030 | bellard | if (flags == 2) |
347 | fa15e030 | bellard | disasm_info.mach = bfd_mach_x86_64; |
348 | fa15e030 | bellard | else if (flags == 1) |
349 | 9307c4c1 | bellard | disasm_info.mach = bfd_mach_i386_i8086; |
350 | fa15e030 | bellard | else
|
351 | fa15e030 | bellard | disasm_info.mach = bfd_mach_i386_i386; |
352 | 9307c4c1 | bellard | print_insn = print_insn_i386; |
353 | 9307c4c1 | bellard | #elif defined(TARGET_ARM)
|
354 | 9307c4c1 | bellard | print_insn = print_insn_arm; |
355 | 9307c4c1 | bellard | #elif defined(TARGET_SPARC)
|
356 | 9307c4c1 | bellard | print_insn = print_insn_sparc; |
357 | 9307c4c1 | bellard | #elif defined(TARGET_PPC)
|
358 | 9307c4c1 | bellard | print_insn = print_insn_ppc; |
359 | 6af0bf9c | bellard | #elif defined(TARGET_MIPS)
|
360 | 6af0bf9c | bellard | print_insn = print_insn_big_mips; |
361 | 9307c4c1 | bellard | #else
|
362 | b8076a74 | bellard | term_printf("0x" TARGET_FMT_lx
|
363 | b8076a74 | bellard | ": Asm output not supported on this arch\n", pc);
|
364 | 9307c4c1 | bellard | return;
|
365 | 9307c4c1 | bellard | #endif
|
366 | 9307c4c1 | bellard | |
367 | 9307c4c1 | bellard | for(i = 0; i < nb_insn; i++) { |
368 | fa15e030 | bellard | term_printf("0x" TARGET_FMT_lx ": ", pc); |
369 | 9307c4c1 | bellard | count = print_insn(pc, &disasm_info); |
370 | 3d2cfdf1 | bellard | term_printf("\n");
|
371 | 9307c4c1 | bellard | if (count < 0) |
372 | 9307c4c1 | bellard | break;
|
373 | 9307c4c1 | bellard | pc += count; |
374 | 9307c4c1 | bellard | } |
375 | 9307c4c1 | bellard | } |
376 | 9307c4c1 | bellard | #endif |