Revision 6bde6aaa hw/ioh3420.c
| b/hw/ioh3420.c | ||
|---|---|---|
| 39 | 39 |
static void ioh3420_write_config(PCIDevice *d, |
| 40 | 40 |
uint32_t address, uint32_t val, int len) |
| 41 | 41 |
{
|
| 42 |
uint16_t sltctl = |
|
| 43 |
pci_get_word(d->config + d->exp.exp_cap + PCI_EXP_SLTCTL); |
|
| 44 |
|
|
| 45 | 42 |
pci_bridge_write_config(d, address, val, len); |
| 46 | 43 |
msi_write_config(d, address, val, len); |
| 47 |
pcie_cap_slot_write_config(d, address, val, len, sltctl);
|
|
| 44 |
pcie_cap_slot_write_config(d, address, val, len); |
|
| 48 | 45 |
/* TODO: AER */ |
| 49 | 46 |
} |
| 50 | 47 |
|
| ... | ... | |
| 142 | 139 |
.version_id = 1, |
| 143 | 140 |
.minimum_version_id = 1, |
| 144 | 141 |
.minimum_version_id_old = 1, |
| 142 |
.post_load = pcie_cap_slot_post_load, |
|
| 145 | 143 |
.fields = (VMStateField[]) {
|
| 146 | 144 |
VMSTATE_PCIE_DEVICE(port.br.dev, PCIESlot), |
| 147 | 145 |
/* TODO: AER */ |
Also available in: Unified diff