Revision 6bde6aaa hw/xio3130_downstream.c

b/hw/xio3130_downstream.c
38 38
static void xio3130_downstream_write_config(PCIDevice *d, uint32_t address,
39 39
                                         uint32_t val, int len)
40 40
{
41
    uint16_t sltctl =
42
        pci_get_word(d->config + d->exp.exp_cap + PCI_EXP_SLTCTL);
43

  
44 41
    pci_bridge_write_config(d, address, val, len);
45 42
    pcie_cap_flr_write_config(d, address, val, len);
46
    pcie_cap_slot_write_config(d, address, val, len, sltctl);
43
    pcie_cap_slot_write_config(d, address, val, len);
47 44
    msi_write_config(d, address, val, len);
48 45
    /* TODO: AER */
49 46
}
......
144 141
    .version_id = 1,
145 142
    .minimum_version_id = 1,
146 143
    .minimum_version_id_old = 1,
144
    .post_load = pcie_cap_slot_post_load,
147 145
    .fields = (VMStateField[]) {
148 146
        VMSTATE_PCIE_DEVICE(port.br.dev, PCIESlot),
149 147
        /* TODO: AER */

Also available in: Unified diff