Revision 6d5f237a target-sparc/cpu.h
b/target-sparc/cpu.h | ||
---|---|---|
147 | 147 |
/* MMU */ |
148 | 148 |
#define MMU_E (1<<0) |
149 | 149 |
#define MMU_NF (1<<1) |
150 |
#define MMU_BM (1<<14) |
|
151 | 150 |
|
152 | 151 |
#define PTE_ENTRYTYPE_MASK 3 |
153 | 152 |
#define PTE_ACCESS_MASK 0x1c |
... | ... | |
200 | 199 |
int interrupt_index; |
201 | 200 |
int interrupt_request; |
202 | 201 |
int halted; |
202 |
uint32_t mmu_bm; |
|
203 | 203 |
/* NOTE: we allow 8 more registers to handle wrapping */ |
204 | 204 |
target_ulong regbase[NWINDOWS * 16 + 8]; |
205 | 205 |
|
Also available in: Unified diff