Statistics
| Branch: | Revision:

root / hw / pci.h @ 6f3279b5

History | View | Annotate | Download (13.7 kB)

1
#ifndef QEMU_PCI_H
2
#define QEMU_PCI_H
3

    
4
#include "qemu-common.h"
5
#include "qobject.h"
6

    
7
#include "qdev.h"
8

    
9
/* PCI includes legacy ISA access.  */
10
#include "isa.h"
11

    
12
#include "pcie.h"
13

    
14
/* PCI bus */
15

    
16
#define PCI_DEVFN(slot, func)   ((((slot) & 0x1f) << 3) | ((func) & 0x07))
17
#define PCI_SLOT(devfn)         (((devfn) >> 3) & 0x1f)
18
#define PCI_FUNC(devfn)         ((devfn) & 0x07)
19
#define PCI_SLOT_MAX            32
20
#define PCI_FUNC_MAX            8
21

    
22
/* Class, Vendor and Device IDs from Linux's pci_ids.h */
23
#include "pci_ids.h"
24

    
25
/* QEMU-specific Vendor and Device ID definitions */
26

    
27
/* IBM (0x1014) */
28
#define PCI_DEVICE_ID_IBM_440GX          0x027f
29
#define PCI_DEVICE_ID_IBM_OPENPIC2       0xffff
30

    
31
/* Hitachi (0x1054) */
32
#define PCI_VENDOR_ID_HITACHI            0x1054
33
#define PCI_DEVICE_ID_HITACHI_SH7751R    0x350e
34

    
35
/* Apple (0x106b) */
36
#define PCI_DEVICE_ID_APPLE_343S1201     0x0010
37
#define PCI_DEVICE_ID_APPLE_UNI_N_I_PCI  0x001e
38
#define PCI_DEVICE_ID_APPLE_UNI_N_PCI    0x001f
39
#define PCI_DEVICE_ID_APPLE_UNI_N_KEYL   0x0022
40
#define PCI_DEVICE_ID_APPLE_IPID_USB     0x003f
41

    
42
/* Realtek (0x10ec) */
43
#define PCI_DEVICE_ID_REALTEK_8029       0x8029
44

    
45
/* Xilinx (0x10ee) */
46
#define PCI_DEVICE_ID_XILINX_XC2VP30     0x0300
47

    
48
/* Marvell (0x11ab) */
49
#define PCI_DEVICE_ID_MARVELL_GT6412X    0x4620
50

    
51
/* QEMU/Bochs VGA (0x1234) */
52
#define PCI_VENDOR_ID_QEMU               0x1234
53
#define PCI_DEVICE_ID_QEMU_VGA           0x1111
54

    
55
/* VMWare (0x15ad) */
56
#define PCI_VENDOR_ID_VMWARE             0x15ad
57
#define PCI_DEVICE_ID_VMWARE_SVGA2       0x0405
58
#define PCI_DEVICE_ID_VMWARE_SVGA        0x0710
59
#define PCI_DEVICE_ID_VMWARE_NET         0x0720
60
#define PCI_DEVICE_ID_VMWARE_SCSI        0x0730
61
#define PCI_DEVICE_ID_VMWARE_IDE         0x1729
62

    
63
/* Intel (0x8086) */
64
#define PCI_DEVICE_ID_INTEL_82551IT      0x1209
65
#define PCI_DEVICE_ID_INTEL_82557        0x1229
66
#define PCI_DEVICE_ID_INTEL_82801IR      0x2922
67

    
68
/* Red Hat / Qumranet (for QEMU) -- see pci-ids.txt */
69
#define PCI_VENDOR_ID_REDHAT_QUMRANET    0x1af4
70
#define PCI_SUBVENDOR_ID_REDHAT_QUMRANET 0x1af4
71
#define PCI_SUBDEVICE_ID_QEMU            0x1100
72

    
73
#define PCI_DEVICE_ID_VIRTIO_NET         0x1000
74
#define PCI_DEVICE_ID_VIRTIO_BLOCK       0x1001
75
#define PCI_DEVICE_ID_VIRTIO_BALLOON     0x1002
76
#define PCI_DEVICE_ID_VIRTIO_CONSOLE     0x1003
77

    
78
#define FMT_PCIBUS                      PRIx64
79

    
80
typedef void PCIConfigWriteFunc(PCIDevice *pci_dev,
81
                                uint32_t address, uint32_t data, int len);
82
typedef uint32_t PCIConfigReadFunc(PCIDevice *pci_dev,
83
                                   uint32_t address, int len);
84
typedef void PCIMapIORegionFunc(PCIDevice *pci_dev, int region_num,
85
                                pcibus_t addr, pcibus_t size, int type);
86
typedef int PCIUnregisterFunc(PCIDevice *pci_dev);
87

    
88
typedef struct PCIIORegion {
89
    pcibus_t addr; /* current PCI mapping address. -1 means not mapped */
90
#define PCI_BAR_UNMAPPED (~(pcibus_t)0)
91
    pcibus_t size;
92
    pcibus_t filtered_size;
93
    uint8_t type;
94
    PCIMapIORegionFunc *map_func;
95
} PCIIORegion;
96

    
97
#define PCI_ROM_SLOT 6
98
#define PCI_NUM_REGIONS 7
99

    
100
#include "pci_regs.h"
101

    
102
/* PCI HEADER_TYPE */
103
#define  PCI_HEADER_TYPE_MULTI_FUNCTION 0x80
104

    
105
/* Size of the standard PCI config header */
106
#define PCI_CONFIG_HEADER_SIZE 0x40
107
/* Size of the standard PCI config space */
108
#define PCI_CONFIG_SPACE_SIZE 0x100
109
/* Size of the standart PCIe config space: 4KB */
110
#define PCIE_CONFIG_SPACE_SIZE  0x1000
111

    
112
#define PCI_NUM_PINS 4 /* A-D */
113

    
114
/* Bits in cap_present field. */
115
enum {
116
    QEMU_PCI_CAP_MSI = 0x1,
117
    QEMU_PCI_CAP_MSIX = 0x2,
118
    QEMU_PCI_CAP_EXPRESS = 0x4,
119

    
120
    /* multifunction capable device */
121
#define QEMU_PCI_CAP_MULTIFUNCTION_BITNR        3
122
    QEMU_PCI_CAP_MULTIFUNCTION = (1 << QEMU_PCI_CAP_MULTIFUNCTION_BITNR),
123

    
124
    /* command register SERR bit enabled */
125
#define QEMU_PCI_CAP_SERR_BITNR 4
126
    QEMU_PCI_CAP_SERR = (1 << QEMU_PCI_CAP_SERR_BITNR),
127
};
128

    
129
struct PCIDevice {
130
    DeviceState qdev;
131
    /* PCI config space */
132
    uint8_t *config;
133

    
134
    /* Used to enable config checks on load. Note that writeable bits are
135
     * never checked even if set in cmask. */
136
    uint8_t *cmask;
137

    
138
    /* Used to implement R/W bytes */
139
    uint8_t *wmask;
140

    
141
    /* Used to implement RW1C(Write 1 to Clear) bytes */
142
    uint8_t *w1cmask;
143

    
144
    /* Used to allocate config space for capabilities. */
145
    uint8_t *used;
146

    
147
    /* the following fields are read only */
148
    PCIBus *bus;
149
    uint32_t devfn;
150
    char name[64];
151
    PCIIORegion io_regions[PCI_NUM_REGIONS];
152

    
153
    /* do not access the following fields */
154
    PCIConfigReadFunc *config_read;
155
    PCIConfigWriteFunc *config_write;
156

    
157
    /* IRQ objects for the INTA-INTD pins.  */
158
    qemu_irq *irq;
159

    
160
    /* Current IRQ levels.  Used internally by the generic PCI code.  */
161
    uint8_t irq_state;
162

    
163
    /* Capability bits */
164
    uint32_t cap_present;
165

    
166
    /* Offset of MSI-X capability in config space */
167
    uint8_t msix_cap;
168

    
169
    /* MSI-X entries */
170
    int msix_entries_nr;
171

    
172
    /* Space to store MSIX table */
173
    uint8_t *msix_table_page;
174
    /* MMIO index used to map MSIX table and pending bit entries. */
175
    int msix_mmio_index;
176
    /* Reference-count for entries actually in use by driver. */
177
    unsigned *msix_entry_used;
178
    /* Region including the MSI-X table */
179
    uint32_t msix_bar_size;
180
    /* Version id needed for VMState */
181
    int32_t version_id;
182

    
183
    /* Offset of MSI capability in config space */
184
    uint8_t msi_cap;
185

    
186
    /* PCI Express */
187
    PCIExpressDevice exp;
188

    
189
    /* Location of option rom */
190
    char *romfile;
191
    ram_addr_t rom_offset;
192
    uint32_t rom_bar;
193
};
194

    
195
PCIDevice *pci_register_device(PCIBus *bus, const char *name,
196
                               int instance_size, int devfn,
197
                               PCIConfigReadFunc *config_read,
198
                               PCIConfigWriteFunc *config_write);
199

    
200
void pci_register_bar(PCIDevice *pci_dev, int region_num,
201
                            pcibus_t size, uint8_t type,
202
                            PCIMapIORegionFunc *map_func);
203

    
204
int pci_add_capability(PCIDevice *pdev, uint8_t cap_id,
205
                       uint8_t offset, uint8_t size);
206

    
207
void pci_del_capability(PCIDevice *pci_dev, uint8_t cap_id, uint8_t cap_size);
208

    
209
void pci_reserve_capability(PCIDevice *pci_dev, uint8_t offset, uint8_t size);
210

    
211
uint8_t pci_find_capability(PCIDevice *pci_dev, uint8_t cap_id);
212

    
213

    
214
uint32_t pci_default_read_config(PCIDevice *d,
215
                                 uint32_t address, int len);
216
void pci_default_write_config(PCIDevice *d,
217
                              uint32_t address, uint32_t val, int len);
218
void pci_device_save(PCIDevice *s, QEMUFile *f);
219
int pci_device_load(PCIDevice *s, QEMUFile *f);
220

    
221
typedef void (*pci_set_irq_fn)(void *opaque, int irq_num, int level);
222
typedef int (*pci_map_irq_fn)(PCIDevice *pci_dev, int irq_num);
223

    
224
typedef enum {
225
    PCI_HOTPLUG_DISABLED,
226
    PCI_HOTPLUG_ENABLED,
227
    PCI_COLDPLUG_ENABLED,
228
} PCIHotplugState;
229

    
230
typedef int (*pci_hotplug_fn)(DeviceState *qdev, PCIDevice *pci_dev,
231
                              PCIHotplugState state);
232
void pci_bus_new_inplace(PCIBus *bus, DeviceState *parent,
233
                         const char *name, uint8_t devfn_min);
234
PCIBus *pci_bus_new(DeviceState *parent, const char *name, uint8_t devfn_min);
235
void pci_bus_irqs(PCIBus *bus, pci_set_irq_fn set_irq, pci_map_irq_fn map_irq,
236
                  void *irq_opaque, int nirq);
237
void pci_bus_hotplug(PCIBus *bus, pci_hotplug_fn hotplug, DeviceState *dev);
238
PCIBus *pci_register_bus(DeviceState *parent, const char *name,
239
                         pci_set_irq_fn set_irq, pci_map_irq_fn map_irq,
240
                         void *irq_opaque, uint8_t devfn_min, int nirq);
241
void pci_device_reset(PCIDevice *dev);
242
void pci_bus_reset(PCIBus *bus);
243

    
244
void pci_bus_set_mem_base(PCIBus *bus, target_phys_addr_t base);
245

    
246
PCIDevice *pci_nic_init(NICInfo *nd, const char *default_model,
247
                        const char *default_devaddr);
248
PCIDevice *pci_nic_init_nofail(NICInfo *nd, const char *default_model,
249
                               const char *default_devaddr);
250
int pci_bus_num(PCIBus *s);
251
void pci_for_each_device(PCIBus *bus, int bus_num, void (*fn)(PCIBus *bus, PCIDevice *d));
252
PCIBus *pci_find_root_bus(int domain);
253
int pci_find_domain(const PCIBus *bus);
254
PCIBus *pci_find_bus(PCIBus *bus, int bus_num);
255
PCIDevice *pci_find_device(PCIBus *bus, int bus_num, uint8_t devfn);
256
int pci_qdev_find_device(const char *id, PCIDevice **pdev);
257
PCIBus *pci_get_bus_devfn(int *devfnp, const char *devaddr);
258

    
259
int pci_parse_devaddr(const char *addr, int *domp, int *busp,
260
                      unsigned int *slotp, unsigned int *funcp);
261
int pci_read_devaddr(Monitor *mon, const char *addr, int *domp, int *busp,
262
                     unsigned *slotp);
263

    
264
void do_pci_info_print(Monitor *mon, const QObject *data);
265
void do_pci_info(Monitor *mon, QObject **ret_data);
266
void pci_bridge_update_mappings(PCIBus *b);
267

    
268
void pci_device_deassert_intx(PCIDevice *dev);
269

    
270
static inline void
271
pci_set_byte(uint8_t *config, uint8_t val)
272
{
273
    *config = val;
274
}
275

    
276
static inline uint8_t
277
pci_get_byte(const uint8_t *config)
278
{
279
    return *config;
280
}
281

    
282
static inline void
283
pci_set_word(uint8_t *config, uint16_t val)
284
{
285
    cpu_to_le16wu((uint16_t *)config, val);
286
}
287

    
288
static inline uint16_t
289
pci_get_word(const uint8_t *config)
290
{
291
    return le16_to_cpupu((const uint16_t *)config);
292
}
293

    
294
static inline void
295
pci_set_long(uint8_t *config, uint32_t val)
296
{
297
    cpu_to_le32wu((uint32_t *)config, val);
298
}
299

    
300
static inline uint32_t
301
pci_get_long(const uint8_t *config)
302
{
303
    return le32_to_cpupu((const uint32_t *)config);
304
}
305

    
306
static inline void
307
pci_set_quad(uint8_t *config, uint64_t val)
308
{
309
    cpu_to_le64w((uint64_t *)config, val);
310
}
311

    
312
static inline uint64_t
313
pci_get_quad(const uint8_t *config)
314
{
315
    return le64_to_cpup((const uint64_t *)config);
316
}
317

    
318
static inline void
319
pci_config_set_vendor_id(uint8_t *pci_config, uint16_t val)
320
{
321
    pci_set_word(&pci_config[PCI_VENDOR_ID], val);
322
}
323

    
324
static inline void
325
pci_config_set_device_id(uint8_t *pci_config, uint16_t val)
326
{
327
    pci_set_word(&pci_config[PCI_DEVICE_ID], val);
328
}
329

    
330
static inline void
331
pci_config_set_revision(uint8_t *pci_config, uint8_t val)
332
{
333
    pci_set_byte(&pci_config[PCI_REVISION_ID], val);
334
}
335

    
336
static inline void
337
pci_config_set_class(uint8_t *pci_config, uint16_t val)
338
{
339
    pci_set_word(&pci_config[PCI_CLASS_DEVICE], val);
340
}
341

    
342
static inline void
343
pci_config_set_prog_interface(uint8_t *pci_config, uint8_t val)
344
{
345
    pci_set_byte(&pci_config[PCI_CLASS_PROG], val);
346
}
347

    
348
static inline void
349
pci_config_set_interrupt_pin(uint8_t *pci_config, uint8_t val)
350
{
351
    pci_set_byte(&pci_config[PCI_INTERRUPT_PIN], val);
352
}
353

    
354
/*
355
 * helper functions to do bit mask operation on configuration space.
356
 * Just to set bit, use test-and-set and discard returned value.
357
 * Just to clear bit, use test-and-clear and discard returned value.
358
 * NOTE: They aren't atomic.
359
 */
360
static inline uint8_t
361
pci_byte_test_and_clear_mask(uint8_t *config, uint8_t mask)
362
{
363
    uint8_t val = pci_get_byte(config);
364
    pci_set_byte(config, val & ~mask);
365
    return val & mask;
366
}
367

    
368
static inline uint8_t
369
pci_byte_test_and_set_mask(uint8_t *config, uint8_t mask)
370
{
371
    uint8_t val = pci_get_byte(config);
372
    pci_set_byte(config, val | mask);
373
    return val & mask;
374
}
375

    
376
static inline uint16_t
377
pci_word_test_and_clear_mask(uint8_t *config, uint16_t mask)
378
{
379
    uint16_t val = pci_get_word(config);
380
    pci_set_word(config, val & ~mask);
381
    return val & mask;
382
}
383

    
384
static inline uint16_t
385
pci_word_test_and_set_mask(uint8_t *config, uint16_t mask)
386
{
387
    uint16_t val = pci_get_word(config);
388
    pci_set_word(config, val | mask);
389
    return val & mask;
390
}
391

    
392
static inline uint32_t
393
pci_long_test_and_clear_mask(uint8_t *config, uint32_t mask)
394
{
395
    uint32_t val = pci_get_long(config);
396
    pci_set_long(config, val & ~mask);
397
    return val & mask;
398
}
399

    
400
static inline uint32_t
401
pci_long_test_and_set_mask(uint8_t *config, uint32_t mask)
402
{
403
    uint32_t val = pci_get_long(config);
404
    pci_set_long(config, val | mask);
405
    return val & mask;
406
}
407

    
408
static inline uint64_t
409
pci_quad_test_and_clear_mask(uint8_t *config, uint64_t mask)
410
{
411
    uint64_t val = pci_get_quad(config);
412
    pci_set_quad(config, val & ~mask);
413
    return val & mask;
414
}
415

    
416
static inline uint64_t
417
pci_quad_test_and_set_mask(uint8_t *config, uint64_t mask)
418
{
419
    uint64_t val = pci_get_quad(config);
420
    pci_set_quad(config, val | mask);
421
    return val & mask;
422
}
423

    
424
typedef int (*pci_qdev_initfn)(PCIDevice *dev);
425
typedef struct {
426
    DeviceInfo qdev;
427
    pci_qdev_initfn init;
428
    PCIUnregisterFunc *exit;
429
    PCIConfigReadFunc *config_read;
430
    PCIConfigWriteFunc *config_write;
431

    
432
    /*
433
     * pci-to-pci bridge or normal device.
434
     * This doesn't mean pci host switch.
435
     * When card bus bridge is supported, this would be enhanced.
436
     */
437
    int is_bridge;
438

    
439
    /* pcie stuff */
440
    int is_express;   /* is this device pci express? */
441

    
442
    /* device isn't hot-pluggable */
443
    int no_hotplug;
444

    
445
    /* rom bar */
446
    const char *romfile;
447
} PCIDeviceInfo;
448

    
449
void pci_qdev_register(PCIDeviceInfo *info);
450
void pci_qdev_register_many(PCIDeviceInfo *info);
451

    
452
PCIDevice *pci_create_multifunction(PCIBus *bus, int devfn, bool multifunction,
453
                                    const char *name);
454
PCIDevice *pci_create_simple_multifunction(PCIBus *bus, int devfn,
455
                                           bool multifunction,
456
                                           const char *name);
457
PCIDevice *pci_try_create_multifunction(PCIBus *bus, int devfn,
458
                                        bool multifunction,
459
                                        const char *name);
460
PCIDevice *pci_create(PCIBus *bus, int devfn, const char *name);
461
PCIDevice *pci_create_simple(PCIBus *bus, int devfn, const char *name);
462
PCIDevice *pci_try_create(PCIBus *bus, int devfn, const char *name);
463

    
464
static inline int pci_is_express(const PCIDevice *d)
465
{
466
    return d->cap_present & QEMU_PCI_CAP_EXPRESS;
467
}
468

    
469
static inline uint32_t pci_config_size(const PCIDevice *d)
470
{
471
    return pci_is_express(d) ? PCIE_CONFIG_SPACE_SIZE : PCI_CONFIG_SPACE_SIZE;
472
}
473

    
474
#endif