Revision 6fa724a3
| b/target-ppc/cpu.h | ||
|---|---|---|
| 525 | 525 |
0x1F) |
| 526 | 526 |
|
| 527 | 527 |
/*****************************************************************************/ |
| 528 |
/* Vector status and control register */ |
|
| 529 |
#define VSCR_NJ 16 /* Vector non-java */ |
|
| 530 |
#define VSCR_SAT 0 /* Vector saturation */ |
|
| 531 |
#define vscr_nj (((env->vscr) >> VSCR_NJ) & 0x1) |
|
| 532 |
#define vscr_sat (((env->vscr) >> VSCR_SAT) & 0x1) |
|
| 533 |
|
|
| 534 |
/*****************************************************************************/ |
|
| 528 | 535 |
/* The whole PowerPC CPU context */ |
| 529 | 536 |
#define NB_MMU_MODES 3 |
| 530 | 537 |
|
Also available in: Unified diff