Statistics
| Branch: | Revision:

root / target-ppc / helper.c @ 79aceca5

History | View | Annotate | Download (7 kB)

1
/*
2
 *  PPC emulation helpers for qemu.
3
 * 
4
 *  Copyright (c) 2003 Jocelyn Mayer
5
 *
6
 * This library is free software; you can redistribute it and/or
7
 * modify it under the terms of the GNU Lesser General Public
8
 * License as published by the Free Software Foundation; either
9
 * version 2 of the License, or (at your option) any later version.
10
 *
11
 * This library is distributed in the hope that it will be useful,
12
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
 * Lesser General Public License for more details.
15
 *
16
 * You should have received a copy of the GNU Lesser General Public
17
 * License along with this library; if not, write to the Free Software
18
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19
 */
20
#include "exec.h"
21

    
22
extern FILE *logfile;
23

    
24
void cpu_loop_exit(void)
25
{
26
    longjmp(env->jmp_env, 1);
27
}
28

    
29
/* shortcuts to generate exceptions */
30
void raise_exception_err (int exception_index, int error_code)
31
{
32
    env->exception_index = exception_index;
33
    env->error_code = error_code;
34

    
35
    cpu_loop_exit();
36
}
37

    
38
void raise_exception (int exception_index)
39
{
40
    env->exception_index = exception_index;
41
    env->error_code = 0;
42

    
43
    cpu_loop_exit();
44
}
45

    
46
/* Helpers for "fat" micro operations */
47
uint32_t do_load_cr (void)
48
{
49
    return (env->crf[0] << 28) |
50
        (env->crf[1] << 24) |
51
        (env->crf[2] << 20) |
52
        (env->crf[3] << 16) |
53
        (env->crf[4] << 12) |
54
        (env->crf[5] << 8) |
55
        (env->crf[6] << 4) |
56
        (env->crf[7] << 0);
57
}
58

    
59
void do_store_cr (uint32_t crn, uint32_t value)
60
{
61
    int i, sh;
62

    
63
    for (i = 0, sh = 7; i < 8; i++, sh --) {
64
        if (crn & (1 << sh))
65
            env->crf[i] = (value >> (sh * 4)) & 0xF;
66
    }
67
}
68

    
69
uint32_t do_load_xer (void)
70
{
71
    return (xer_so << XER_SO) |
72
        (xer_ov << XER_OV) |
73
        (xer_ca << XER_CA) |
74
        (xer_bc << XER_BC);
75
}
76

    
77
void do_store_xer (uint32_t value)
78
{
79
    xer_so = (value >> XER_SO) & 0x01;
80
    xer_ov = (value >> XER_OV) & 0x01;
81
    xer_ca = (value >> XER_CA) & 0x01;
82
    xer_bc = (value >> XER_BC) & 0x1f;
83
}
84

    
85
uint32_t do_load_msr (void)
86
{
87
    return (msr_pow << MSR_POW) |
88
        (msr_ile << MSR_ILE) |
89
        (msr_ee << MSR_EE) |
90
        (msr_pr << MSR_PR) |
91
        (msr_fp << MSR_FP) |
92
        (msr_me << MSR_ME) |
93
        (msr_fe0 << MSR_FE0) |
94
        (msr_se << MSR_SE) |
95
        (msr_be << MSR_BE) |
96
        (msr_fe1 << MSR_FE1) |
97
        (msr_ip << MSR_IP) |
98
        (msr_ir << MSR_IR) |
99
        (msr_dr << MSR_DR) |
100
        (msr_ri << MSR_RI) |
101
        (msr_le << MSR_LE);
102
}
103

    
104
void do_store_msr (uint32_t msr_value)
105
{
106
    msr_pow = (msr_value >> MSR_POW) & 0x03;
107
    msr_ile = (msr_value >> MSR_ILE) & 0x01;
108
    msr_ee = (msr_value >> MSR_EE) & 0x01;
109
    msr_pr = (msr_value >> MSR_PR) & 0x01;
110
    msr_fp = (msr_value >> MSR_FP) & 0x01;
111
    msr_me = (msr_value >> MSR_ME) & 0x01;
112
    msr_fe0 = (msr_value >> MSR_FE0) & 0x01;
113
    msr_se = (msr_value >> MSR_SE) & 0x01;
114
    msr_be = (msr_value >> MSR_BE) & 0x01;
115
    msr_fe1 = (msr_value >> MSR_FE1) & 0x01;
116
    msr_ip = (msr_value >> MSR_IP) & 0x01;
117
    msr_ir = (msr_value >> MSR_IR) & 0x01;
118
    msr_dr = (msr_value >> MSR_DR) & 0x01;
119
    msr_ri = (msr_value >> MSR_RI) & 0x01;
120
    msr_le = (msr_value >> MSR_LE) & 0x01;
121
}
122

    
123
/* The 32 MSB of the target fpr are undefined. They'll be zero... */
124
uint32_t do_load_fpscr (void)
125
{
126
    return (fpscr_fx  << FPSCR_FX) |
127
        (fpscr_fex    << FPSCR_FEX) |
128
        (fpscr_vx     << FPSCR_VX) |
129
        (fpscr_ox     << FPSCR_OX) |
130
        (fpscr_ux     << FPSCR_UX) |
131
        (fpscr_zx     << FPSCR_ZX) |
132
        (fpscr_xx     << FPSCR_XX) |
133
        (fpscr_vsxnan << FPSCR_VXSNAN) |
134
        (fpscr_vxisi  << FPSCR_VXISI) |
135
        (fpscr_vxidi  << FPSCR_VXIDI) |
136
        (fpscr_vxzdz  << FPSCR_VXZDZ) |
137
        (fpscr_vximz  << FPSCR_VXIMZ) |
138
        (fpscr_fr     << FPSCR_FR) |
139
        (fpscr_fi     << FPSCR_FI) |
140
        (fpscr_fprf   << FPSCR_FPRF) |
141
        (fpscr_vxsoft << FPSCR_VXSOFT) |
142
        (fpscr_vxsqrt << FPSCR_VXSQRT) |
143
        (fpscr_oe     << FPSCR_OE) |
144
        (fpscr_ue     << FPSCR_UE) |
145
        (fpscr_ze     << FPSCR_ZE) |
146
        (fpscr_xe     << FPSCR_XE) |
147
        (fpscr_ni     << FPSCR_NI) |
148
        (fpscr_rn     << FPSCR_RN);
149
}
150

    
151
/* We keep only 32 bits of input... */
152
/* For now, this is COMPLETELY BUGGY ! */
153
void do_store_fpscr (uint8_t mask, uint32_t fp)
154
{
155
    int i;
156

    
157
    for (i = 0; i < 7; i++) {
158
        if ((mask & (1 << i)) == 0)
159
            fp &= ~(0xf << (4 * i));
160
    }
161
    if ((mask & 80) != 0)
162
        fpscr_fx = (fp >> FPSCR_FX) & 0x01;
163
    fpscr_fex = (fp >> FPSCR_FEX) & 0x01;
164
    fpscr_vx = (fp >> FPSCR_VX) & 0x01;
165
    fpscr_ox = (fp >> FPSCR_OX) & 0x01;
166
    fpscr_ux = (fp >> FPSCR_UX) & 0x01;
167
    fpscr_zx = (fp >> FPSCR_ZX) & 0x01;
168
    fpscr_xx = (fp >> FPSCR_XX) & 0x01;
169
    fpscr_vsxnan = (fp >> FPSCR_VXSNAN) & 0x01;
170
    fpscr_vxisi = (fp >> FPSCR_VXISI) & 0x01;
171
    fpscr_vxidi = (fp >> FPSCR_VXIDI) & 0x01;
172
    fpscr_vxzdz = (fp >> FPSCR_VXZDZ) & 0x01;
173
    fpscr_vximz = (fp >> FPSCR_VXIMZ) & 0x01;
174
    fpscr_fr = (fp >> FPSCR_FR) & 0x01;
175
    fpscr_fi = (fp >> FPSCR_FI) & 0x01;
176
    fpscr_fprf = (fp >> FPSCR_FPRF) & 0x1F;
177
    fpscr_vxsoft = (fp >> FPSCR_VXSOFT) & 0x01;
178
    fpscr_vxsqrt = (fp >> FPSCR_VXSQRT) & 0x01;
179
    fpscr_oe = (fp >> FPSCR_OE) & 0x01;
180
    fpscr_ue = (fp >> FPSCR_UE) & 0x01;
181
    fpscr_ze = (fp >> FPSCR_ZE) & 0x01;
182
    fpscr_xe = (fp >> FPSCR_XE) & 0x01;
183
    fpscr_ni = (fp >> FPSCR_NI) & 0x01;
184
    fpscr_rn = (fp >> FPSCR_RN) & 0x03;
185
}
186

    
187
int32_t do_sraw(int32_t value, uint32_t shift)
188
{
189
    int32_t ret;
190

    
191
    xer_ca = 0;
192
    if (shift & 0x20) {
193
        ret = (-1) * ((uint32_t)value >> 31);
194
        if (ret < 0)
195
            xer_ca = 1;
196
    } else {
197
        ret = value >> (shift & 0x1f);
198
        if (ret < 0 && (value & ((1 << shift) - 1)) != 0)
199
            xer_ca = 1;
200
    }
201

    
202
    return ret;
203
}
204

    
205
void do_lmw (int reg, uint32_t src)
206
{
207
    for (; reg <= 31; reg++, src += 4)
208
        ugpr(reg) = ld32(src);
209
}
210

    
211
void do_stmw (int reg, uint32_t dest)
212
{
213
    for (; reg <= 31; reg++, dest += 4)
214
        st32(dest, ugpr(reg));
215
}
216

    
217
void do_lsw (uint32_t reg, int count, uint32_t src)
218
{
219
    uint32_t tmp;
220
    int sh;
221
    
222
    for (; count > 3; count -= 4, src += 4) {
223
        if (reg == 32)
224
            reg = 0;
225
        ugpr(reg++) = ld32(src);
226
    }
227
    if (count > 0) {
228
        for (sh = 24, tmp = 0; count > 0; count--, src++, sh -= 8) {
229
            if (reg == 32)
230
                reg = 0;
231
            tmp |= ld8(src) << sh;
232
            if (sh == 0) {
233
                sh = 32;
234
                ugpr(reg++) = tmp;
235
                tmp = 0;
236
            }
237
        }
238
        ugpr(reg) = tmp;
239
    }
240
}
241

    
242
void do_stsw (uint32_t reg, int count, uint32_t dest)
243
{
244
    int sh;
245

    
246
    for (; count > 3; count -= 4, dest += 4) {
247
        if (reg == 32)
248
            reg = 0;
249
        st32(dest, ugpr(reg++));
250
    }
251
    if (count > 0) {
252
        for (sh = 24; count > 0; count--, dest++, sh -= 8) {
253
            if (reg == 32)
254
                reg = 0;
255
            st8(dest, (ugpr(reg) >> sh) & 0xFF);
256
            if (sh == 0) {
257
                sh = 32;
258
                reg++;
259
            }
260
        }
261
    }
262
}