Revision 79c63858

b/target-sparc/TODO
6 6
 slot next page)
7 7
 - Atomical instructions
8 8
 - CPU features should match real CPUs (also ASI selection)
9
 - Allow choosing of NWINDOWS (CPU model specific and as a CPU feature)
9 10
- Optimizations/improvements:
10 11
 - Condition code/branch handling like x86, also for FPU?
11
 - Remove explicit alignment checks
12
 - Remove remaining explicit alignment checks
12 13
 - Global register for regwptr, so that windowed registers can be
13 14
 accessed directly
14 15
 - Improve Sparc32plus addressing
......
59 60
 - Arbitrary resolution support
60 61
 - PCI for MicroSparc-IIe
61 62
 - JavaStation machines
62
 - SBus slot probing
63
 - SBus slot probing, FCode ROM support
63 64
 - SMP probing support
64 65
 - Interrupt routing does not match real HW
65 66
 - SuSE 7.3 keyboard sometimes unresponsive
......
70 71
 - DBRI audio (Am7930)
71 72
 - BPP parallel
72 73
 - Diagnostic switch
74
 - ESP PIO mode
73 75

  
74 76
Sun4d:
75 77
- A lot of unimplemented features:

Also available in: Unified diff