Revision 7c60cc4b target-sparc/cpu.h

b/target-sparc/cpu.h
188 188
typedef struct CPUSPARCState {
189 189
    target_ulong gregs[8]; /* general registers */
190 190
    target_ulong *regwptr; /* pointer to current register window */
191
    float32 fpr[TARGET_FPREGS];  /* floating point registers */
192 191
    target_ulong pc;       /* program counter */
193 192
    target_ulong npc;      /* next program counter */
194 193
    target_ulong y;        /* multiply/divide register */
......
197 196
    target_ulong cc_src, cc_src2;
198 197
    target_ulong cc_dst;
199 198

  
199
    target_ulong t0, t1; /* temporaries live across basic blocks */
200
    target_ulong cond; /* conditional branch result (XXX: save it in a
201
                          temporary register when possible) */
202

  
200 203
    uint32_t psr;      /* processor state register */
201 204
    target_ulong fsr;      /* FPU state register */
205
    float32 fpr[TARGET_FPREGS];  /* floating point registers */
202 206
    uint32_t cwp;      /* index of current register window (extracted
203 207
                          from PSR) */
204 208
    uint32_t wim;      /* window invalid mask */
......
271 275
    uint64_t hpstate, htstate[MAXTL], hintp, htba, hver, hstick_cmpr, ssr;
272 276
    void *hstick; // UA 2005
273 277
#endif
274
    target_ulong t1, t2;
275 278
    uint32_t features;
276 279
} CPUSPARCState;
277 280

  

Also available in: Unified diff