Revision 7cc0dd20 hw/omap1.c

b/hw/omap1.c
2017 2017
    s->fclk = fclk;
2018 2018
    s->irq = irq;
2019 2019
    s->serial = serial_mm_init(base, 2, irq, omap_clk_getrate(fclk)/16,
2020
                               chr ?: qemu_chr_open("null"), 1);
2020
                               chr ?: qemu_chr_open("null", "null"), 1);
2021 2021

  
2022 2022
    return s;
2023 2023
}
......
2128 2128
    /* TODO: Should reuse or destroy current s->serial */
2129 2129
    s->serial = serial_mm_init(s->base, 2, s->irq,
2130 2130
                    omap_clk_getrate(s->fclk) / 16,
2131
                    chr ?: qemu_chr_open("null"), 1);
2131
                    chr ?: qemu_chr_open("null", "null"), 1);
2132 2132
}
2133 2133

  
2134 2134
/* MPU Clock/Reset/Power Mode Control */

Also available in: Unified diff