Revision 8294eba1

b/target-arm/exec.h
17 17
 * License along with this library; if not, write to the Free Software
18 18
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19 19
 */
20
#include "config.h"
20 21
#include "dyngen-exec.h"
21 22

  
22
#if defined(__sparc__)
23
struct CPUARMState *env;
24
uint32_t T0;
25
uint32_t T1;
26
uint32_t T2;
27
#else
28 23
register struct CPUARMState *env asm(AREG0);
29 24
register uint32_t T0 asm(AREG1);
30 25
register uint32_t T1 asm(AREG2);
31 26
register uint32_t T2 asm(AREG3);
32
#endif
33 27

  
34 28
/* TODO: Put these in FP regs on targets that have such things.  */
35 29
/* It is ok for FT0s and FT0d to overlap.  Likewise FT1s and FT1d.  */
b/target-mips/exec.h
7 7
#include "mips-defs.h"
8 8
#include "dyngen-exec.h"
9 9

  
10
#if defined(__sparc__)
11
struct CPUMIPSState *env;
12
#else
13 10
register struct CPUMIPSState *env asm(AREG0);
14
#endif
15 11

  
16 12
#if defined (USE_64BITS_REGS)
17 13
typedef int64_t host_int_t;
......
21 17
typedef uint32_t host_uint_t;
22 18
#endif
23 19

  
24
#if defined(__sparc__)
25
host_uint_t T0;
26
host_uint_t T1;
27
host_uint_t T2;
28
#else
29 20
#if TARGET_LONG_BITS > HOST_LONG_BITS
30 21
#define T0 (env->t0)
31 22
#define T1 (env->t1)
......
35 26
register host_uint_t T1 asm(AREG2);
36 27
register host_uint_t T2 asm(AREG3);
37 28
#endif
38
#endif
39 29

  
40 30
#if defined (USE_HOST_FLOAT_REGS)
41 31
#error "implement me."
b/target-sparc/exec.h
1 1
#ifndef EXEC_SPARC_H
2 2
#define EXEC_SPARC_H 1
3
#include "dyngen-exec.h"
4 3
#include "config.h"
4
#include "dyngen-exec.h"
5 5

  
6
#if defined(__sparc__)
7
struct CPUSPARCState *env;
8
#else
9 6
register struct CPUSPARCState *env asm(AREG0);
10
#endif
11 7

  
12 8
#ifdef TARGET_SPARC64
13 9
#define T0 (env->t0)
......
15 11
#define T2 (env->t2)
16 12
#define REGWPTR env->regwptr
17 13
#else
18
#if defined(__sparc__)
19
register uint32_t T0 asm(AREG3);
20
register uint32_t T1 asm(AREG2);
21
#else
22 14
register uint32_t T0 asm(AREG1);
23 15
register uint32_t T1 asm(AREG2);
24
#endif
25 16

  
26 17
#undef REG_REGWPTR // Broken
27 18
#ifdef REG_REGWPTR
......
33 24
#define reg_REGWPTR
34 25

  
35 26
#ifdef AREG4
36
#if defined(__sparc__)
37
register uint32_t T2 asm(AREG0);
38
#else
39 27
register uint32_t T2 asm(AREG4);
40
#endif
41 28
#define reg_T2
42 29
#else
43 30
#define T2 (env->t2)
......
45 32

  
46 33
#else
47 34
#define REGWPTR env->regwptr
48
#if defined(__sparc__)
49
register uint32_t T2 asm(AREG0);
50
#else
51 35
register uint32_t T2 asm(AREG3);
52 36
#endif
53 37
#define reg_T2
54 38
#endif
55
#endif
56 39

  
57 40
#define FT0 (env->ft0)
58 41
#define FT1 (env->ft1)

Also available in: Unified diff