Statistics
| Branch: | Revision:

root / vl.h @ 83f64091

History | View | Annotate | Download (38.4 kB)

1 fc01f7e7 bellard
/*
2 fc01f7e7 bellard
 * QEMU System Emulator header
3 fc01f7e7 bellard
 * 
4 fc01f7e7 bellard
 * Copyright (c) 2003 Fabrice Bellard
5 fc01f7e7 bellard
 * 
6 fc01f7e7 bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 fc01f7e7 bellard
 * of this software and associated documentation files (the "Software"), to deal
8 fc01f7e7 bellard
 * in the Software without restriction, including without limitation the rights
9 fc01f7e7 bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 fc01f7e7 bellard
 * copies of the Software, and to permit persons to whom the Software is
11 fc01f7e7 bellard
 * furnished to do so, subject to the following conditions:
12 fc01f7e7 bellard
 *
13 fc01f7e7 bellard
 * The above copyright notice and this permission notice shall be included in
14 fc01f7e7 bellard
 * all copies or substantial portions of the Software.
15 fc01f7e7 bellard
 *
16 fc01f7e7 bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 fc01f7e7 bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 fc01f7e7 bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 fc01f7e7 bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 fc01f7e7 bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 fc01f7e7 bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 fc01f7e7 bellard
 * THE SOFTWARE.
23 fc01f7e7 bellard
 */
24 fc01f7e7 bellard
#ifndef VL_H
25 fc01f7e7 bellard
#define VL_H
26 fc01f7e7 bellard
27 67b915a5 bellard
/* we put basic includes here to avoid repeating them in device drivers */
28 67b915a5 bellard
#include <stdlib.h>
29 67b915a5 bellard
#include <stdio.h>
30 67b915a5 bellard
#include <stdarg.h>
31 67b915a5 bellard
#include <string.h>
32 67b915a5 bellard
#include <inttypes.h>
33 85571bc7 bellard
#include <limits.h>
34 8a7ddc38 bellard
#include <time.h>
35 67b915a5 bellard
#include <ctype.h>
36 67b915a5 bellard
#include <errno.h>
37 67b915a5 bellard
#include <unistd.h>
38 67b915a5 bellard
#include <fcntl.h>
39 7d3505c5 bellard
#include <sys/stat.h>
40 67b915a5 bellard
41 67b915a5 bellard
#ifndef O_LARGEFILE
42 67b915a5 bellard
#define O_LARGEFILE 0
43 67b915a5 bellard
#endif
44 40c3bac3 bellard
#ifndef O_BINARY
45 40c3bac3 bellard
#define O_BINARY 0
46 40c3bac3 bellard
#endif
47 67b915a5 bellard
48 67b915a5 bellard
#ifdef _WIN32
49 a18e524a bellard
#include <windows.h>
50 ac62f715 pbrook
#define fsync _commit
51 57d1a2b6 bellard
#define lseek _lseeki64
52 57d1a2b6 bellard
#define ENOTSUP 4096
53 beac80cd bellard
extern int qemu_ftruncate64(int, int64_t);
54 beac80cd bellard
#define ftruncate qemu_ftruncate64
55 beac80cd bellard
56 57d1a2b6 bellard
57 57d1a2b6 bellard
static inline char *realpath(const char *path, char *resolved_path)
58 57d1a2b6 bellard
{
59 57d1a2b6 bellard
    _fullpath(resolved_path, path, _MAX_PATH);
60 57d1a2b6 bellard
    return resolved_path;
61 57d1a2b6 bellard
}
62 ec3757de bellard
63 ec3757de bellard
#define PRId64 "I64d"
64 26a76461 bellard
#define PRIx64 "I64x"
65 26a76461 bellard
#define PRIu64 "I64u"
66 26a76461 bellard
#define PRIo64 "I64o"
67 67b915a5 bellard
#endif
68 8a7ddc38 bellard
69 ea2384d3 bellard
#ifdef QEMU_TOOL
70 ea2384d3 bellard
71 ea2384d3 bellard
/* we use QEMU_TOOL in the command line tools which do not depend on
72 ea2384d3 bellard
   the target CPU type */
73 ea2384d3 bellard
#include "config-host.h"
74 ea2384d3 bellard
#include <setjmp.h>
75 ea2384d3 bellard
#include "osdep.h"
76 ea2384d3 bellard
#include "bswap.h"
77 ea2384d3 bellard
78 ea2384d3 bellard
#else
79 ea2384d3 bellard
80 4f209290 pbrook
#include "audio/audio.h"
81 16f62432 bellard
#include "cpu.h"
82 1fddef4b bellard
#include "gdbstub.h"
83 16f62432 bellard
84 ea2384d3 bellard
#endif /* !defined(QEMU_TOOL) */
85 ea2384d3 bellard
86 67b915a5 bellard
#ifndef glue
87 67b915a5 bellard
#define xglue(x, y) x ## y
88 67b915a5 bellard
#define glue(x, y) xglue(x, y)
89 67b915a5 bellard
#define stringify(s)        tostring(s)
90 67b915a5 bellard
#define tostring(s)        #s
91 67b915a5 bellard
#endif
92 67b915a5 bellard
93 24236869 bellard
#ifndef MIN
94 24236869 bellard
#define MIN(a, b) (((a) < (b)) ? (a) : (b))
95 24236869 bellard
#endif
96 24236869 bellard
#ifndef MAX
97 24236869 bellard
#define MAX(a, b) (((a) > (b)) ? (a) : (b))
98 24236869 bellard
#endif
99 24236869 bellard
100 33e3963e bellard
/* vl.c */
101 80cabfad bellard
uint64_t muldiv64(uint64_t a, uint32_t b, uint32_t c);
102 313aa567 bellard
103 80cabfad bellard
void hw_error(const char *fmt, ...);
104 80cabfad bellard
105 80cabfad bellard
extern const char *bios_dir;
106 80cabfad bellard
107 80cabfad bellard
void pstrcpy(char *buf, int buf_size, const char *str);
108 80cabfad bellard
char *pstrcat(char *buf, int buf_size, const char *s);
109 82c643ff bellard
int strstart(const char *str, const char *val, const char **ptr);
110 c4b1fcc0 bellard
111 8a7ddc38 bellard
extern int vm_running;
112 8a7ddc38 bellard
113 0bd48850 bellard
typedef struct vm_change_state_entry VMChangeStateEntry;
114 0bd48850 bellard
typedef void VMChangeStateHandler(void *opaque, int running);
115 8a7ddc38 bellard
typedef void VMStopHandler(void *opaque, int reason);
116 8a7ddc38 bellard
117 0bd48850 bellard
VMChangeStateEntry *qemu_add_vm_change_state_handler(VMChangeStateHandler *cb,
118 0bd48850 bellard
                                                     void *opaque);
119 0bd48850 bellard
void qemu_del_vm_change_state_handler(VMChangeStateEntry *e);
120 0bd48850 bellard
121 8a7ddc38 bellard
int qemu_add_vm_stop_handler(VMStopHandler *cb, void *opaque);
122 8a7ddc38 bellard
void qemu_del_vm_stop_handler(VMStopHandler *cb, void *opaque);
123 8a7ddc38 bellard
124 8a7ddc38 bellard
void vm_start(void);
125 8a7ddc38 bellard
void vm_stop(int reason);
126 8a7ddc38 bellard
127 bb0c6722 bellard
typedef void QEMUResetHandler(void *opaque);
128 bb0c6722 bellard
129 bb0c6722 bellard
void qemu_register_reset(QEMUResetHandler *func, void *opaque);
130 bb0c6722 bellard
void qemu_system_reset_request(void);
131 bb0c6722 bellard
void qemu_system_shutdown_request(void);
132 3475187d bellard
void qemu_system_powerdown_request(void);
133 3475187d bellard
#if !defined(TARGET_SPARC)
134 3475187d bellard
// Please implement a power failure function to signal the OS
135 3475187d bellard
#define qemu_system_powerdown() do{}while(0)
136 3475187d bellard
#else
137 3475187d bellard
void qemu_system_powerdown(void);
138 3475187d bellard
#endif
139 bb0c6722 bellard
140 ea2384d3 bellard
void main_loop_wait(int timeout);
141 ea2384d3 bellard
142 0ced6589 bellard
extern int ram_size;
143 0ced6589 bellard
extern int bios_size;
144 ee22c2f7 bellard
extern int rtc_utc;
145 1f04275e bellard
extern int cirrus_vga_enabled;
146 28b9b5af bellard
extern int graphic_width;
147 28b9b5af bellard
extern int graphic_height;
148 28b9b5af bellard
extern int graphic_depth;
149 3d11d0eb bellard
extern const char *keyboard_layout;
150 d993e026 bellard
extern int kqemu_allowed;
151 a09db21f bellard
extern int win2k_install_hack;
152 bb36d470 bellard
extern int usb_enabled;
153 6a00d601 bellard
extern int smp_cpus;
154 0ced6589 bellard
155 0ced6589 bellard
/* XXX: make it dynamic */
156 75956cf0 pbrook
#if defined (TARGET_PPC) || defined (TARGET_SPARC64)
157 d5295253 bellard
#define BIOS_SIZE ((512 + 32) * 1024)
158 6af0bf9c bellard
#elif defined(TARGET_MIPS)
159 6af0bf9c bellard
#define BIOS_SIZE (128 * 1024)
160 0ced6589 bellard
#else
161 7587cf44 bellard
#define BIOS_SIZE ((256 + 64) * 1024)
162 0ced6589 bellard
#endif
163 aaaa7df6 bellard
164 63066f4f bellard
/* keyboard/mouse support */
165 63066f4f bellard
166 63066f4f bellard
#define MOUSE_EVENT_LBUTTON 0x01
167 63066f4f bellard
#define MOUSE_EVENT_RBUTTON 0x02
168 63066f4f bellard
#define MOUSE_EVENT_MBUTTON 0x04
169 63066f4f bellard
170 63066f4f bellard
typedef void QEMUPutKBDEvent(void *opaque, int keycode);
171 63066f4f bellard
typedef void QEMUPutMouseEvent(void *opaque, int dx, int dy, int dz, int buttons_state);
172 63066f4f bellard
173 63066f4f bellard
void qemu_add_kbd_event_handler(QEMUPutKBDEvent *func, void *opaque);
174 09b26c5e bellard
void qemu_add_mouse_event_handler(QEMUPutMouseEvent *func, void *opaque, int absolute);
175 63066f4f bellard
176 63066f4f bellard
void kbd_put_keycode(int keycode);
177 63066f4f bellard
void kbd_mouse_event(int dx, int dy, int dz, int buttons_state);
178 09b26c5e bellard
int kbd_mouse_is_absolute(void);
179 63066f4f bellard
180 82c643ff bellard
/* keysym is a unicode code except for special keys (see QEMU_KEY_xxx
181 82c643ff bellard
   constants) */
182 82c643ff bellard
#define QEMU_KEY_ESC1(c) ((c) | 0xe100)
183 82c643ff bellard
#define QEMU_KEY_BACKSPACE  0x007f
184 82c643ff bellard
#define QEMU_KEY_UP         QEMU_KEY_ESC1('A')
185 82c643ff bellard
#define QEMU_KEY_DOWN       QEMU_KEY_ESC1('B')
186 82c643ff bellard
#define QEMU_KEY_RIGHT      QEMU_KEY_ESC1('C')
187 82c643ff bellard
#define QEMU_KEY_LEFT       QEMU_KEY_ESC1('D')
188 82c643ff bellard
#define QEMU_KEY_HOME       QEMU_KEY_ESC1(1)
189 82c643ff bellard
#define QEMU_KEY_END        QEMU_KEY_ESC1(4)
190 82c643ff bellard
#define QEMU_KEY_PAGEUP     QEMU_KEY_ESC1(5)
191 82c643ff bellard
#define QEMU_KEY_PAGEDOWN   QEMU_KEY_ESC1(6)
192 82c643ff bellard
#define QEMU_KEY_DELETE     QEMU_KEY_ESC1(3)
193 82c643ff bellard
194 82c643ff bellard
#define QEMU_KEY_CTRL_UP         0xe400
195 82c643ff bellard
#define QEMU_KEY_CTRL_DOWN       0xe401
196 82c643ff bellard
#define QEMU_KEY_CTRL_LEFT       0xe402
197 82c643ff bellard
#define QEMU_KEY_CTRL_RIGHT      0xe403
198 82c643ff bellard
#define QEMU_KEY_CTRL_HOME       0xe404
199 82c643ff bellard
#define QEMU_KEY_CTRL_END        0xe405
200 82c643ff bellard
#define QEMU_KEY_CTRL_PAGEUP     0xe406
201 82c643ff bellard
#define QEMU_KEY_CTRL_PAGEDOWN   0xe407
202 82c643ff bellard
203 82c643ff bellard
void kbd_put_keysym(int keysym);
204 82c643ff bellard
205 c20709aa bellard
/* async I/O support */
206 c20709aa bellard
207 c20709aa bellard
typedef void IOReadHandler(void *opaque, const uint8_t *buf, int size);
208 c20709aa bellard
typedef int IOCanRWHandler(void *opaque);
209 7c9d8e07 bellard
typedef void IOHandler(void *opaque);
210 c20709aa bellard
211 7c9d8e07 bellard
int qemu_set_fd_handler2(int fd, 
212 7c9d8e07 bellard
                         IOCanRWHandler *fd_read_poll, 
213 7c9d8e07 bellard
                         IOHandler *fd_read, 
214 7c9d8e07 bellard
                         IOHandler *fd_write, 
215 7c9d8e07 bellard
                         void *opaque);
216 7c9d8e07 bellard
int qemu_set_fd_handler(int fd,
217 7c9d8e07 bellard
                        IOHandler *fd_read, 
218 7c9d8e07 bellard
                        IOHandler *fd_write,
219 7c9d8e07 bellard
                        void *opaque);
220 c20709aa bellard
221 f331110f bellard
/* Polling handling */
222 f331110f bellard
223 f331110f bellard
/* return TRUE if no sleep should be done afterwards */
224 f331110f bellard
typedef int PollingFunc(void *opaque);
225 f331110f bellard
226 f331110f bellard
int qemu_add_polling_cb(PollingFunc *func, void *opaque);
227 f331110f bellard
void qemu_del_polling_cb(PollingFunc *func, void *opaque);
228 f331110f bellard
229 a18e524a bellard
#ifdef _WIN32
230 a18e524a bellard
/* Wait objects handling */
231 a18e524a bellard
typedef void WaitObjectFunc(void *opaque);
232 a18e524a bellard
233 a18e524a bellard
int qemu_add_wait_object(HANDLE handle, WaitObjectFunc *func, void *opaque);
234 a18e524a bellard
void qemu_del_wait_object(HANDLE handle, WaitObjectFunc *func, void *opaque);
235 a18e524a bellard
#endif
236 a18e524a bellard
237 82c643ff bellard
/* character device */
238 82c643ff bellard
239 82c643ff bellard
#define CHR_EVENT_BREAK 0 /* serial break char */
240 ea2384d3 bellard
#define CHR_EVENT_FOCUS 1 /* focus to this terminal (modal input needed) */
241 82c643ff bellard
242 2122c51a bellard
243 2122c51a bellard
244 2122c51a bellard
#define CHR_IOCTL_SERIAL_SET_PARAMS   1
245 2122c51a bellard
typedef struct {
246 2122c51a bellard
    int speed;
247 2122c51a bellard
    int parity;
248 2122c51a bellard
    int data_bits;
249 2122c51a bellard
    int stop_bits;
250 2122c51a bellard
} QEMUSerialSetParams;
251 2122c51a bellard
252 2122c51a bellard
#define CHR_IOCTL_SERIAL_SET_BREAK    2
253 2122c51a bellard
254 2122c51a bellard
#define CHR_IOCTL_PP_READ_DATA        3
255 2122c51a bellard
#define CHR_IOCTL_PP_WRITE_DATA       4
256 2122c51a bellard
#define CHR_IOCTL_PP_READ_CONTROL     5
257 2122c51a bellard
#define CHR_IOCTL_PP_WRITE_CONTROL    6
258 2122c51a bellard
#define CHR_IOCTL_PP_READ_STATUS      7
259 2122c51a bellard
260 82c643ff bellard
typedef void IOEventHandler(void *opaque, int event);
261 82c643ff bellard
262 82c643ff bellard
typedef struct CharDriverState {
263 82c643ff bellard
    int (*chr_write)(struct CharDriverState *s, const uint8_t *buf, int len);
264 82c643ff bellard
    void (*chr_add_read_handler)(struct CharDriverState *s, 
265 82c643ff bellard
                                 IOCanRWHandler *fd_can_read, 
266 82c643ff bellard
                                 IOReadHandler *fd_read, void *opaque);
267 2122c51a bellard
    int (*chr_ioctl)(struct CharDriverState *s, int cmd, void *arg);
268 82c643ff bellard
    IOEventHandler *chr_event;
269 eb45f5fe bellard
    void (*chr_send_event)(struct CharDriverState *chr, int event);
270 f331110f bellard
    void (*chr_close)(struct CharDriverState *chr);
271 82c643ff bellard
    void *opaque;
272 82c643ff bellard
} CharDriverState;
273 82c643ff bellard
274 82c643ff bellard
void qemu_chr_printf(CharDriverState *s, const char *fmt, ...);
275 82c643ff bellard
int qemu_chr_write(CharDriverState *s, const uint8_t *buf, int len);
276 ea2384d3 bellard
void qemu_chr_send_event(CharDriverState *s, int event);
277 82c643ff bellard
void qemu_chr_add_read_handler(CharDriverState *s, 
278 82c643ff bellard
                               IOCanRWHandler *fd_can_read, 
279 82c643ff bellard
                               IOReadHandler *fd_read, void *opaque);
280 82c643ff bellard
void qemu_chr_add_event_handler(CharDriverState *s, IOEventHandler *chr_event);
281 2122c51a bellard
int qemu_chr_ioctl(CharDriverState *s, int cmd, void *arg);
282 f8d179e3 bellard
283 82c643ff bellard
/* consoles */
284 82c643ff bellard
285 82c643ff bellard
typedef struct DisplayState DisplayState;
286 82c643ff bellard
typedef struct TextConsole TextConsole;
287 82c643ff bellard
288 95219897 pbrook
typedef void (*vga_hw_update_ptr)(void *);
289 95219897 pbrook
typedef void (*vga_hw_invalidate_ptr)(void *);
290 95219897 pbrook
typedef void (*vga_hw_screen_dump_ptr)(void *, const char *);
291 95219897 pbrook
292 95219897 pbrook
TextConsole *graphic_console_init(DisplayState *ds, vga_hw_update_ptr update,
293 95219897 pbrook
                                  vga_hw_invalidate_ptr invalidate,
294 95219897 pbrook
                                  vga_hw_screen_dump_ptr screen_dump,
295 95219897 pbrook
                                  void *opaque);
296 95219897 pbrook
void vga_hw_update(void);
297 95219897 pbrook
void vga_hw_invalidate(void);
298 95219897 pbrook
void vga_hw_screen_dump(const char *filename);
299 95219897 pbrook
300 95219897 pbrook
int is_graphic_console(void);
301 82c643ff bellard
CharDriverState *text_console_init(DisplayState *ds);
302 82c643ff bellard
void console_select(unsigned int index);
303 82c643ff bellard
304 8d11df9e bellard
/* serial ports */
305 8d11df9e bellard
306 8d11df9e bellard
#define MAX_SERIAL_PORTS 4
307 8d11df9e bellard
308 8d11df9e bellard
extern CharDriverState *serial_hds[MAX_SERIAL_PORTS];
309 8d11df9e bellard
310 6508fe59 bellard
/* parallel ports */
311 6508fe59 bellard
312 6508fe59 bellard
#define MAX_PARALLEL_PORTS 3
313 6508fe59 bellard
314 6508fe59 bellard
extern CharDriverState *parallel_hds[MAX_PARALLEL_PORTS];
315 6508fe59 bellard
316 7c9d8e07 bellard
/* VLANs support */
317 7c9d8e07 bellard
318 7c9d8e07 bellard
typedef struct VLANClientState VLANClientState;
319 7c9d8e07 bellard
320 7c9d8e07 bellard
struct VLANClientState {
321 7c9d8e07 bellard
    IOReadHandler *fd_read;
322 d861b05e pbrook
    /* Packets may still be sent if this returns zero.  It's used to
323 d861b05e pbrook
       rate-limit the slirp code.  */
324 d861b05e pbrook
    IOCanRWHandler *fd_can_read;
325 7c9d8e07 bellard
    void *opaque;
326 7c9d8e07 bellard
    struct VLANClientState *next;
327 7c9d8e07 bellard
    struct VLANState *vlan;
328 7c9d8e07 bellard
    char info_str[256];
329 7c9d8e07 bellard
};
330 7c9d8e07 bellard
331 7c9d8e07 bellard
typedef struct VLANState {
332 7c9d8e07 bellard
    int id;
333 7c9d8e07 bellard
    VLANClientState *first_client;
334 7c9d8e07 bellard
    struct VLANState *next;
335 7c9d8e07 bellard
} VLANState;
336 7c9d8e07 bellard
337 7c9d8e07 bellard
VLANState *qemu_find_vlan(int id);
338 7c9d8e07 bellard
VLANClientState *qemu_new_vlan_client(VLANState *vlan,
339 d861b05e pbrook
                                      IOReadHandler *fd_read,
340 d861b05e pbrook
                                      IOCanRWHandler *fd_can_read,
341 d861b05e pbrook
                                      void *opaque);
342 d861b05e pbrook
int qemu_can_send_packet(VLANClientState *vc);
343 7c9d8e07 bellard
void qemu_send_packet(VLANClientState *vc, const uint8_t *buf, int size);
344 d861b05e pbrook
void qemu_handler_true(void *opaque);
345 7c9d8e07 bellard
346 7c9d8e07 bellard
void do_info_network(void);
347 7c9d8e07 bellard
348 7fb843f8 bellard
/* TAP win32 */
349 7fb843f8 bellard
int tap_win32_init(VLANState *vlan, const char *ifname);
350 7fb843f8 bellard
void tap_win32_poll(void);
351 7fb843f8 bellard
352 7c9d8e07 bellard
/* NIC info */
353 c4b1fcc0 bellard
354 c4b1fcc0 bellard
#define MAX_NICS 8
355 c4b1fcc0 bellard
356 7c9d8e07 bellard
typedef struct NICInfo {
357 c4b1fcc0 bellard
    uint8_t macaddr[6];
358 a41b2ff2 pbrook
    const char *model;
359 7c9d8e07 bellard
    VLANState *vlan;
360 7c9d8e07 bellard
} NICInfo;
361 c4b1fcc0 bellard
362 c4b1fcc0 bellard
extern int nb_nics;
363 7c9d8e07 bellard
extern NICInfo nd_table[MAX_NICS];
364 8a7ddc38 bellard
365 8a7ddc38 bellard
/* timers */
366 8a7ddc38 bellard
367 8a7ddc38 bellard
typedef struct QEMUClock QEMUClock;
368 8a7ddc38 bellard
typedef struct QEMUTimer QEMUTimer;
369 8a7ddc38 bellard
typedef void QEMUTimerCB(void *opaque);
370 8a7ddc38 bellard
371 8a7ddc38 bellard
/* The real time clock should be used only for stuff which does not
372 8a7ddc38 bellard
   change the virtual machine state, as it is run even if the virtual
373 69b91039 bellard
   machine is stopped. The real time clock has a frequency of 1000
374 8a7ddc38 bellard
   Hz. */
375 8a7ddc38 bellard
extern QEMUClock *rt_clock;
376 8a7ddc38 bellard
377 e80cfcfc bellard
/* The virtual clock is only run during the emulation. It is stopped
378 8a7ddc38 bellard
   when the virtual machine is stopped. Virtual timers use a high
379 8a7ddc38 bellard
   precision clock, usually cpu cycles (use ticks_per_sec). */
380 8a7ddc38 bellard
extern QEMUClock *vm_clock;
381 8a7ddc38 bellard
382 8a7ddc38 bellard
int64_t qemu_get_clock(QEMUClock *clock);
383 8a7ddc38 bellard
384 8a7ddc38 bellard
QEMUTimer *qemu_new_timer(QEMUClock *clock, QEMUTimerCB *cb, void *opaque);
385 8a7ddc38 bellard
void qemu_free_timer(QEMUTimer *ts);
386 8a7ddc38 bellard
void qemu_del_timer(QEMUTimer *ts);
387 8a7ddc38 bellard
void qemu_mod_timer(QEMUTimer *ts, int64_t expire_time);
388 8a7ddc38 bellard
int qemu_timer_pending(QEMUTimer *ts);
389 8a7ddc38 bellard
390 8a7ddc38 bellard
extern int64_t ticks_per_sec;
391 8a7ddc38 bellard
extern int pit_min_timer_count;
392 8a7ddc38 bellard
393 1dce7c3c bellard
int64_t cpu_get_ticks(void);
394 8a7ddc38 bellard
void cpu_enable_ticks(void);
395 8a7ddc38 bellard
void cpu_disable_ticks(void);
396 8a7ddc38 bellard
397 8a7ddc38 bellard
/* VM Load/Save */
398 8a7ddc38 bellard
399 8a7ddc38 bellard
typedef FILE QEMUFile;
400 8a7ddc38 bellard
401 8a7ddc38 bellard
void qemu_put_buffer(QEMUFile *f, const uint8_t *buf, int size);
402 8a7ddc38 bellard
void qemu_put_byte(QEMUFile *f, int v);
403 8a7ddc38 bellard
void qemu_put_be16(QEMUFile *f, unsigned int v);
404 8a7ddc38 bellard
void qemu_put_be32(QEMUFile *f, unsigned int v);
405 8a7ddc38 bellard
void qemu_put_be64(QEMUFile *f, uint64_t v);
406 8a7ddc38 bellard
int qemu_get_buffer(QEMUFile *f, uint8_t *buf, int size);
407 8a7ddc38 bellard
int qemu_get_byte(QEMUFile *f);
408 8a7ddc38 bellard
unsigned int qemu_get_be16(QEMUFile *f);
409 8a7ddc38 bellard
unsigned int qemu_get_be32(QEMUFile *f);
410 8a7ddc38 bellard
uint64_t qemu_get_be64(QEMUFile *f);
411 8a7ddc38 bellard
412 8a7ddc38 bellard
static inline void qemu_put_be64s(QEMUFile *f, const uint64_t *pv)
413 8a7ddc38 bellard
{
414 8a7ddc38 bellard
    qemu_put_be64(f, *pv);
415 8a7ddc38 bellard
}
416 8a7ddc38 bellard
417 8a7ddc38 bellard
static inline void qemu_put_be32s(QEMUFile *f, const uint32_t *pv)
418 8a7ddc38 bellard
{
419 8a7ddc38 bellard
    qemu_put_be32(f, *pv);
420 8a7ddc38 bellard
}
421 8a7ddc38 bellard
422 8a7ddc38 bellard
static inline void qemu_put_be16s(QEMUFile *f, const uint16_t *pv)
423 8a7ddc38 bellard
{
424 8a7ddc38 bellard
    qemu_put_be16(f, *pv);
425 8a7ddc38 bellard
}
426 8a7ddc38 bellard
427 8a7ddc38 bellard
static inline void qemu_put_8s(QEMUFile *f, const uint8_t *pv)
428 8a7ddc38 bellard
{
429 8a7ddc38 bellard
    qemu_put_byte(f, *pv);
430 8a7ddc38 bellard
}
431 8a7ddc38 bellard
432 8a7ddc38 bellard
static inline void qemu_get_be64s(QEMUFile *f, uint64_t *pv)
433 8a7ddc38 bellard
{
434 8a7ddc38 bellard
    *pv = qemu_get_be64(f);
435 8a7ddc38 bellard
}
436 8a7ddc38 bellard
437 8a7ddc38 bellard
static inline void qemu_get_be32s(QEMUFile *f, uint32_t *pv)
438 8a7ddc38 bellard
{
439 8a7ddc38 bellard
    *pv = qemu_get_be32(f);
440 8a7ddc38 bellard
}
441 8a7ddc38 bellard
442 8a7ddc38 bellard
static inline void qemu_get_be16s(QEMUFile *f, uint16_t *pv)
443 8a7ddc38 bellard
{
444 8a7ddc38 bellard
    *pv = qemu_get_be16(f);
445 8a7ddc38 bellard
}
446 8a7ddc38 bellard
447 8a7ddc38 bellard
static inline void qemu_get_8s(QEMUFile *f, uint8_t *pv)
448 8a7ddc38 bellard
{
449 8a7ddc38 bellard
    *pv = qemu_get_byte(f);
450 8a7ddc38 bellard
}
451 8a7ddc38 bellard
452 c27004ec bellard
#if TARGET_LONG_BITS == 64
453 c27004ec bellard
#define qemu_put_betl qemu_put_be64
454 c27004ec bellard
#define qemu_get_betl qemu_get_be64
455 c27004ec bellard
#define qemu_put_betls qemu_put_be64s
456 c27004ec bellard
#define qemu_get_betls qemu_get_be64s
457 c27004ec bellard
#else
458 c27004ec bellard
#define qemu_put_betl qemu_put_be32
459 c27004ec bellard
#define qemu_get_betl qemu_get_be32
460 c27004ec bellard
#define qemu_put_betls qemu_put_be32s
461 c27004ec bellard
#define qemu_get_betls qemu_get_be32s
462 c27004ec bellard
#endif
463 c27004ec bellard
464 8a7ddc38 bellard
int64_t qemu_ftell(QEMUFile *f);
465 8a7ddc38 bellard
int64_t qemu_fseek(QEMUFile *f, int64_t pos, int whence);
466 8a7ddc38 bellard
467 8a7ddc38 bellard
typedef void SaveStateHandler(QEMUFile *f, void *opaque);
468 8a7ddc38 bellard
typedef int LoadStateHandler(QEMUFile *f, void *opaque, int version_id);
469 8a7ddc38 bellard
470 8a7ddc38 bellard
int qemu_loadvm(const char *filename);
471 8a7ddc38 bellard
int qemu_savevm(const char *filename);
472 8a7ddc38 bellard
int register_savevm(const char *idstr, 
473 8a7ddc38 bellard
                    int instance_id, 
474 8a7ddc38 bellard
                    int version_id,
475 8a7ddc38 bellard
                    SaveStateHandler *save_state,
476 8a7ddc38 bellard
                    LoadStateHandler *load_state,
477 8a7ddc38 bellard
                    void *opaque);
478 8a7ddc38 bellard
void qemu_get_timer(QEMUFile *f, QEMUTimer *ts);
479 8a7ddc38 bellard
void qemu_put_timer(QEMUFile *f, QEMUTimer *ts);
480 c4b1fcc0 bellard
481 6a00d601 bellard
void cpu_save(QEMUFile *f, void *opaque);
482 6a00d601 bellard
int cpu_load(QEMUFile *f, void *opaque, int version_id);
483 6a00d601 bellard
484 83f64091 bellard
/* bottom halves */
485 83f64091 bellard
typedef struct QEMUBH QEMUBH;
486 83f64091 bellard
typedef void QEMUBHFunc(void *opaque);
487 83f64091 bellard
488 83f64091 bellard
QEMUBH *qemu_bh_new(QEMUBHFunc *cb, void *opaque);
489 83f64091 bellard
void qemu_bh_schedule(QEMUBH *bh);
490 83f64091 bellard
void qemu_bh_cancel(QEMUBH *bh);
491 83f64091 bellard
void qemu_bh_delete(QEMUBH *bh);
492 83f64091 bellard
void qemu_bh_poll(void);
493 83f64091 bellard
494 fc01f7e7 bellard
/* block.c */
495 fc01f7e7 bellard
typedef struct BlockDriverState BlockDriverState;
496 ea2384d3 bellard
typedef struct BlockDriver BlockDriver;
497 ea2384d3 bellard
498 ea2384d3 bellard
extern BlockDriver bdrv_raw;
499 ea2384d3 bellard
extern BlockDriver bdrv_cow;
500 ea2384d3 bellard
extern BlockDriver bdrv_qcow;
501 ea2384d3 bellard
extern BlockDriver bdrv_vmdk;
502 3c56521b bellard
extern BlockDriver bdrv_cloop;
503 585d0ed9 bellard
extern BlockDriver bdrv_dmg;
504 a8753c34 bellard
extern BlockDriver bdrv_bochs;
505 6a0f9e82 bellard
extern BlockDriver bdrv_vpc;
506 de167e41 bellard
extern BlockDriver bdrv_vvfat;
507 ea2384d3 bellard
508 83f64091 bellard
#define BDRV_O_RDONLY      0x0000
509 83f64091 bellard
#define BDRV_O_RDWR        0x0002
510 83f64091 bellard
#define BDRV_O_ACCESS      0x0003
511 83f64091 bellard
#define BDRV_O_CREAT       0x0004 /* create an empty file */
512 83f64091 bellard
#define BDRV_O_SNAPSHOT    0x0008 /* open the file read only and save writes in a snapshot */
513 83f64091 bellard
#define BDRV_O_FILE        0x0010 /* open as a raw file (do not try to
514 83f64091 bellard
                                     use a disk image format on top of
515 83f64091 bellard
                                     it (default for
516 83f64091 bellard
                                     bdrv_file_open()) */
517 83f64091 bellard
518 ea2384d3 bellard
void bdrv_init(void);
519 ea2384d3 bellard
BlockDriver *bdrv_find_format(const char *format_name);
520 ea2384d3 bellard
int bdrv_create(BlockDriver *drv, 
521 ea2384d3 bellard
                const char *filename, int64_t size_in_sectors,
522 ea2384d3 bellard
                const char *backing_file, int flags);
523 c4b1fcc0 bellard
BlockDriverState *bdrv_new(const char *device_name);
524 c4b1fcc0 bellard
void bdrv_delete(BlockDriverState *bs);
525 83f64091 bellard
int bdrv_file_open(BlockDriverState **pbs, const char *filename, int flags);
526 83f64091 bellard
int bdrv_open(BlockDriverState *bs, const char *filename, int flags);
527 83f64091 bellard
int bdrv_open2(BlockDriverState *bs, const char *filename, int flags,
528 ea2384d3 bellard
               BlockDriver *drv);
529 fc01f7e7 bellard
void bdrv_close(BlockDriverState *bs);
530 fc01f7e7 bellard
int bdrv_read(BlockDriverState *bs, int64_t sector_num, 
531 fc01f7e7 bellard
              uint8_t *buf, int nb_sectors);
532 fc01f7e7 bellard
int bdrv_write(BlockDriverState *bs, int64_t sector_num, 
533 fc01f7e7 bellard
               const uint8_t *buf, int nb_sectors);
534 83f64091 bellard
int bdrv_pread(BlockDriverState *bs, int64_t offset, 
535 83f64091 bellard
               void *buf, int count);
536 83f64091 bellard
int bdrv_pwrite(BlockDriverState *bs, int64_t offset, 
537 83f64091 bellard
                const void *buf, int count);
538 83f64091 bellard
int bdrv_truncate(BlockDriverState *bs, int64_t offset);
539 83f64091 bellard
int64_t bdrv_getlength(BlockDriverState *bs);
540 fc01f7e7 bellard
void bdrv_get_geometry(BlockDriverState *bs, int64_t *nb_sectors_ptr);
541 33e3963e bellard
int bdrv_commit(BlockDriverState *bs);
542 77fef8c1 bellard
void bdrv_set_boot_sector(BlockDriverState *bs, const uint8_t *data, int size);
543 83f64091 bellard
/* async block I/O */
544 83f64091 bellard
typedef struct BlockDriverAIOCB BlockDriverAIOCB;
545 83f64091 bellard
typedef void BlockDriverCompletionFunc(void *opaque, int ret);
546 83f64091 bellard
547 83f64091 bellard
BlockDriverAIOCB *bdrv_aio_new(BlockDriverState *bs);
548 83f64091 bellard
int bdrv_aio_read(BlockDriverAIOCB *acb, int64_t sector_num,
549 83f64091 bellard
                  uint8_t *buf, int nb_sectors,
550 83f64091 bellard
                  BlockDriverCompletionFunc *cb, void *opaque);
551 83f64091 bellard
int bdrv_aio_write(BlockDriverAIOCB *acb, int64_t sector_num,
552 83f64091 bellard
                   const uint8_t *buf, int nb_sectors,
553 83f64091 bellard
                   BlockDriverCompletionFunc *cb, void *opaque);
554 83f64091 bellard
void bdrv_aio_cancel(BlockDriverAIOCB *acb);
555 83f64091 bellard
void bdrv_aio_delete(BlockDriverAIOCB *acb);
556 83f64091 bellard
557 83f64091 bellard
void qemu_aio_init(void);
558 83f64091 bellard
void qemu_aio_poll(void);
559 83f64091 bellard
void qemu_aio_wait_start(void);
560 83f64091 bellard
void qemu_aio_wait(void);
561 83f64091 bellard
void qemu_aio_wait_end(void);
562 83f64091 bellard
563 7a6cba61 pbrook
/* Ensure contents are flushed to disk.  */
564 7a6cba61 pbrook
void bdrv_flush(BlockDriverState *bs);
565 33e3963e bellard
566 c4b1fcc0 bellard
#define BDRV_TYPE_HD     0
567 c4b1fcc0 bellard
#define BDRV_TYPE_CDROM  1
568 c4b1fcc0 bellard
#define BDRV_TYPE_FLOPPY 2
569 46d4767d bellard
#define BIOS_ATA_TRANSLATION_AUTO 0
570 46d4767d bellard
#define BIOS_ATA_TRANSLATION_NONE 1
571 46d4767d bellard
#define BIOS_ATA_TRANSLATION_LBA  2
572 c4b1fcc0 bellard
573 c4b1fcc0 bellard
void bdrv_set_geometry_hint(BlockDriverState *bs, 
574 c4b1fcc0 bellard
                            int cyls, int heads, int secs);
575 c4b1fcc0 bellard
void bdrv_set_type_hint(BlockDriverState *bs, int type);
576 46d4767d bellard
void bdrv_set_translation_hint(BlockDriverState *bs, int translation);
577 c4b1fcc0 bellard
void bdrv_get_geometry_hint(BlockDriverState *bs, 
578 c4b1fcc0 bellard
                            int *pcyls, int *pheads, int *psecs);
579 c4b1fcc0 bellard
int bdrv_get_type_hint(BlockDriverState *bs);
580 46d4767d bellard
int bdrv_get_translation_hint(BlockDriverState *bs);
581 c4b1fcc0 bellard
int bdrv_is_removable(BlockDriverState *bs);
582 c4b1fcc0 bellard
int bdrv_is_read_only(BlockDriverState *bs);
583 c4b1fcc0 bellard
int bdrv_is_inserted(BlockDriverState *bs);
584 c4b1fcc0 bellard
int bdrv_is_locked(BlockDriverState *bs);
585 c4b1fcc0 bellard
void bdrv_set_locked(BlockDriverState *bs, int locked);
586 c4b1fcc0 bellard
void bdrv_set_change_cb(BlockDriverState *bs, 
587 c4b1fcc0 bellard
                        void (*change_cb)(void *opaque), void *opaque);
588 ea2384d3 bellard
void bdrv_get_format(BlockDriverState *bs, char *buf, int buf_size);
589 c4b1fcc0 bellard
void bdrv_info(void);
590 c4b1fcc0 bellard
BlockDriverState *bdrv_find(const char *name);
591 82c643ff bellard
void bdrv_iterate(void (*it)(void *opaque, const char *name), void *opaque);
592 ea2384d3 bellard
int bdrv_is_encrypted(BlockDriverState *bs);
593 ea2384d3 bellard
int bdrv_set_key(BlockDriverState *bs, const char *key);
594 ea2384d3 bellard
void bdrv_iterate_format(void (*it)(void *opaque, const char *name), 
595 ea2384d3 bellard
                         void *opaque);
596 ea2384d3 bellard
const char *bdrv_get_device_name(BlockDriverState *bs);
597 c4b1fcc0 bellard
598 ea2384d3 bellard
int qcow_get_cluster_size(BlockDriverState *bs);
599 ea2384d3 bellard
int qcow_compress_cluster(BlockDriverState *bs, int64_t sector_num,
600 ea2384d3 bellard
                          const uint8_t *buf);
601 83f64091 bellard
void bdrv_get_backing_filename(BlockDriverState *bs, 
602 83f64091 bellard
                               char *filename, int filename_size);
603 83f64091 bellard
604 83f64091 bellard
int path_is_absolute(const char *path);
605 83f64091 bellard
void path_combine(char *dest, int dest_size,
606 83f64091 bellard
                  const char *base_path,
607 83f64091 bellard
                  const char *filename);
608 ea2384d3 bellard
609 ea2384d3 bellard
#ifndef QEMU_TOOL
610 54fa5af5 bellard
611 54fa5af5 bellard
typedef void QEMUMachineInitFunc(int ram_size, int vga_ram_size, 
612 54fa5af5 bellard
                                 int boot_device,
613 54fa5af5 bellard
             DisplayState *ds, const char **fd_filename, int snapshot,
614 54fa5af5 bellard
             const char *kernel_filename, const char *kernel_cmdline,
615 54fa5af5 bellard
             const char *initrd_filename);
616 54fa5af5 bellard
617 54fa5af5 bellard
typedef struct QEMUMachine {
618 54fa5af5 bellard
    const char *name;
619 54fa5af5 bellard
    const char *desc;
620 54fa5af5 bellard
    QEMUMachineInitFunc *init;
621 54fa5af5 bellard
    struct QEMUMachine *next;
622 54fa5af5 bellard
} QEMUMachine;
623 54fa5af5 bellard
624 54fa5af5 bellard
int qemu_register_machine(QEMUMachine *m);
625 54fa5af5 bellard
626 54fa5af5 bellard
typedef void SetIRQFunc(void *opaque, int irq_num, int level);
627 3de388f6 bellard
typedef void IRQRequestFunc(void *opaque, int level);
628 54fa5af5 bellard
629 26aa7d72 bellard
/* ISA bus */
630 26aa7d72 bellard
631 26aa7d72 bellard
extern target_phys_addr_t isa_mem_base;
632 26aa7d72 bellard
633 26aa7d72 bellard
typedef void (IOPortWriteFunc)(void *opaque, uint32_t address, uint32_t data);
634 26aa7d72 bellard
typedef uint32_t (IOPortReadFunc)(void *opaque, uint32_t address);
635 26aa7d72 bellard
636 26aa7d72 bellard
int register_ioport_read(int start, int length, int size, 
637 26aa7d72 bellard
                         IOPortReadFunc *func, void *opaque);
638 26aa7d72 bellard
int register_ioport_write(int start, int length, int size, 
639 26aa7d72 bellard
                          IOPortWriteFunc *func, void *opaque);
640 69b91039 bellard
void isa_unassign_ioport(int start, int length);
641 69b91039 bellard
642 69b91039 bellard
/* PCI bus */
643 69b91039 bellard
644 69b91039 bellard
extern target_phys_addr_t pci_mem_base;
645 69b91039 bellard
646 46e50e9d bellard
typedef struct PCIBus PCIBus;
647 69b91039 bellard
typedef struct PCIDevice PCIDevice;
648 69b91039 bellard
649 69b91039 bellard
typedef void PCIConfigWriteFunc(PCIDevice *pci_dev, 
650 69b91039 bellard
                                uint32_t address, uint32_t data, int len);
651 69b91039 bellard
typedef uint32_t PCIConfigReadFunc(PCIDevice *pci_dev, 
652 69b91039 bellard
                                   uint32_t address, int len);
653 69b91039 bellard
typedef void PCIMapIORegionFunc(PCIDevice *pci_dev, int region_num, 
654 69b91039 bellard
                                uint32_t addr, uint32_t size, int type);
655 69b91039 bellard
656 69b91039 bellard
#define PCI_ADDRESS_SPACE_MEM                0x00
657 69b91039 bellard
#define PCI_ADDRESS_SPACE_IO                0x01
658 69b91039 bellard
#define PCI_ADDRESS_SPACE_MEM_PREFETCH        0x08
659 69b91039 bellard
660 69b91039 bellard
typedef struct PCIIORegion {
661 5768f5ac bellard
    uint32_t addr; /* current PCI mapping address. -1 means not mapped */
662 69b91039 bellard
    uint32_t size;
663 69b91039 bellard
    uint8_t type;
664 69b91039 bellard
    PCIMapIORegionFunc *map_func;
665 69b91039 bellard
} PCIIORegion;
666 69b91039 bellard
667 8a8696a3 bellard
#define PCI_ROM_SLOT 6
668 8a8696a3 bellard
#define PCI_NUM_REGIONS 7
669 502a5395 pbrook
670 502a5395 pbrook
#define PCI_DEVICES_MAX 64
671 502a5395 pbrook
672 502a5395 pbrook
#define PCI_VENDOR_ID                0x00        /* 16 bits */
673 502a5395 pbrook
#define PCI_DEVICE_ID                0x02        /* 16 bits */
674 502a5395 pbrook
#define PCI_COMMAND                0x04        /* 16 bits */
675 502a5395 pbrook
#define  PCI_COMMAND_IO                0x1        /* Enable response in I/O space */
676 502a5395 pbrook
#define  PCI_COMMAND_MEMORY        0x2        /* Enable response in Memory space */
677 502a5395 pbrook
#define PCI_CLASS_DEVICE        0x0a    /* Device class */
678 502a5395 pbrook
#define PCI_INTERRUPT_LINE        0x3c        /* 8 bits */
679 502a5395 pbrook
#define PCI_INTERRUPT_PIN        0x3d        /* 8 bits */
680 502a5395 pbrook
#define PCI_MIN_GNT                0x3e        /* 8 bits */
681 502a5395 pbrook
#define PCI_MAX_LAT                0x3f        /* 8 bits */
682 502a5395 pbrook
683 69b91039 bellard
struct PCIDevice {
684 69b91039 bellard
    /* PCI config space */
685 69b91039 bellard
    uint8_t config[256];
686 69b91039 bellard
687 69b91039 bellard
    /* the following fields are read only */
688 46e50e9d bellard
    PCIBus *bus;
689 69b91039 bellard
    int devfn;
690 69b91039 bellard
    char name[64];
691 8a8696a3 bellard
    PCIIORegion io_regions[PCI_NUM_REGIONS];
692 69b91039 bellard
    
693 69b91039 bellard
    /* do not access the following fields */
694 69b91039 bellard
    PCIConfigReadFunc *config_read;
695 69b91039 bellard
    PCIConfigWriteFunc *config_write;
696 502a5395 pbrook
    /* ??? This is a PC-specific hack, and should be removed.  */
697 5768f5ac bellard
    int irq_index;
698 69b91039 bellard
};
699 69b91039 bellard
700 46e50e9d bellard
PCIDevice *pci_register_device(PCIBus *bus, const char *name,
701 46e50e9d bellard
                               int instance_size, int devfn,
702 69b91039 bellard
                               PCIConfigReadFunc *config_read, 
703 69b91039 bellard
                               PCIConfigWriteFunc *config_write);
704 69b91039 bellard
705 69b91039 bellard
void pci_register_io_region(PCIDevice *pci_dev, int region_num, 
706 69b91039 bellard
                            uint32_t size, int type, 
707 69b91039 bellard
                            PCIMapIORegionFunc *map_func);
708 69b91039 bellard
709 5768f5ac bellard
void pci_set_irq(PCIDevice *pci_dev, int irq_num, int level);
710 5768f5ac bellard
711 5768f5ac bellard
uint32_t pci_default_read_config(PCIDevice *d, 
712 5768f5ac bellard
                                 uint32_t address, int len);
713 5768f5ac bellard
void pci_default_write_config(PCIDevice *d, 
714 5768f5ac bellard
                              uint32_t address, uint32_t val, int len);
715 30ca2aab bellard
void generic_pci_save(QEMUFile* f, void *opaque);
716 30ca2aab bellard
int generic_pci_load(QEMUFile* f, void *opaque, int version_id);
717 5768f5ac bellard
718 502a5395 pbrook
typedef void (*pci_set_irq_fn)(PCIDevice *pci_dev, void *pic,
719 502a5395 pbrook
                               int irq_num, int level);
720 502a5395 pbrook
PCIBus *pci_register_bus(pci_set_irq_fn set_irq, void *pic, int devfn_min);
721 502a5395 pbrook
722 502a5395 pbrook
void pci_nic_init(PCIBus *bus, NICInfo *nd);
723 502a5395 pbrook
void pci_data_write(void *opaque, uint32_t addr, uint32_t val, int len);
724 502a5395 pbrook
uint32_t pci_data_read(void *opaque, uint32_t addr, int len);
725 502a5395 pbrook
int pci_bus_num(PCIBus *s);
726 502a5395 pbrook
void pci_for_each_device(void (*fn)(PCIDevice *d));
727 9995c51f bellard
728 5768f5ac bellard
void pci_info(void);
729 26aa7d72 bellard
730 502a5395 pbrook
/* prep_pci.c */
731 46e50e9d bellard
PCIBus *pci_prep_init(void);
732 77d4bc34 bellard
733 502a5395 pbrook
/* grackle_pci.c */
734 502a5395 pbrook
PCIBus *pci_grackle_init(uint32_t base, void *pic);
735 502a5395 pbrook
736 502a5395 pbrook
/* unin_pci.c */
737 502a5395 pbrook
PCIBus *pci_pmac_init(void *pic);
738 502a5395 pbrook
739 502a5395 pbrook
/* apb_pci.c */
740 502a5395 pbrook
PCIBus *pci_apb_init(target_ulong special_base, target_ulong mem_base,
741 502a5395 pbrook
                     void *pic);
742 502a5395 pbrook
743 502a5395 pbrook
PCIBus *pci_vpb_init(void *pic);
744 502a5395 pbrook
745 502a5395 pbrook
/* piix_pci.c */
746 502a5395 pbrook
PCIBus *i440fx_init(void);
747 502a5395 pbrook
int piix3_init(PCIBus *bus);
748 502a5395 pbrook
void pci_bios_init(void);
749 a41b2ff2 pbrook
750 28b9b5af bellard
/* openpic.c */
751 28b9b5af bellard
typedef struct openpic_t openpic_t;
752 54fa5af5 bellard
void openpic_set_irq(void *opaque, int n_IRQ, int level);
753 7668a27f bellard
openpic_t *openpic_init (PCIBus *bus, int *pmem_index, int nb_cpus,
754 7668a27f bellard
                         CPUState **envp);
755 28b9b5af bellard
756 54fa5af5 bellard
/* heathrow_pic.c */
757 54fa5af5 bellard
typedef struct HeathrowPICS HeathrowPICS;
758 54fa5af5 bellard
void heathrow_pic_set_irq(void *opaque, int num, int level);
759 54fa5af5 bellard
HeathrowPICS *heathrow_pic_init(int *pmem_index);
760 54fa5af5 bellard
761 6a36d84e bellard
#ifdef HAS_AUDIO
762 6a36d84e bellard
struct soundhw {
763 6a36d84e bellard
    const char *name;
764 6a36d84e bellard
    const char *descr;
765 6a36d84e bellard
    int enabled;
766 6a36d84e bellard
    int isa;
767 6a36d84e bellard
    union {
768 6a36d84e bellard
        int (*init_isa) (AudioState *s);
769 6a36d84e bellard
        int (*init_pci) (PCIBus *bus, AudioState *s);
770 6a36d84e bellard
    } init;
771 6a36d84e bellard
};
772 6a36d84e bellard
773 6a36d84e bellard
extern struct soundhw soundhw[];
774 6a36d84e bellard
#endif
775 6a36d84e bellard
776 313aa567 bellard
/* vga.c */
777 313aa567 bellard
778 74a14f22 bellard
#define VGA_RAM_SIZE (8192 * 1024)
779 313aa567 bellard
780 82c643ff bellard
struct DisplayState {
781 313aa567 bellard
    uint8_t *data;
782 313aa567 bellard
    int linesize;
783 313aa567 bellard
    int depth;
784 d3079cd2 bellard
    int bgr; /* BGR color order instead of RGB. Only valid for depth == 32 */
785 82c643ff bellard
    int width;
786 82c643ff bellard
    int height;
787 24236869 bellard
    void *opaque;
788 24236869 bellard
789 313aa567 bellard
    void (*dpy_update)(struct DisplayState *s, int x, int y, int w, int h);
790 313aa567 bellard
    void (*dpy_resize)(struct DisplayState *s, int w, int h);
791 313aa567 bellard
    void (*dpy_refresh)(struct DisplayState *s);
792 24236869 bellard
    void (*dpy_copy)(struct DisplayState *s, int src_x, int src_y, int dst_x, int dst_y, int w, int h);
793 82c643ff bellard
};
794 313aa567 bellard
795 313aa567 bellard
static inline void dpy_update(DisplayState *s, int x, int y, int w, int h)
796 313aa567 bellard
{
797 313aa567 bellard
    s->dpy_update(s, x, y, w, h);
798 313aa567 bellard
}
799 313aa567 bellard
800 313aa567 bellard
static inline void dpy_resize(DisplayState *s, int w, int h)
801 313aa567 bellard
{
802 313aa567 bellard
    s->dpy_resize(s, w, h);
803 313aa567 bellard
}
804 313aa567 bellard
805 46e50e9d bellard
int vga_initialize(PCIBus *bus, DisplayState *ds, uint8_t *vga_ram_base, 
806 d5295253 bellard
                   unsigned long vga_ram_offset, int vga_ram_size,
807 d5295253 bellard
                   unsigned long vga_bios_offset, int vga_bios_size);
808 313aa567 bellard
809 d6bfa22f bellard
/* cirrus_vga.c */
810 46e50e9d bellard
void pci_cirrus_vga_init(PCIBus *bus, DisplayState *ds, uint8_t *vga_ram_base, 
811 d6bfa22f bellard
                         unsigned long vga_ram_offset, int vga_ram_size);
812 d6bfa22f bellard
void isa_cirrus_vga_init(DisplayState *ds, uint8_t *vga_ram_base, 
813 d6bfa22f bellard
                         unsigned long vga_ram_offset, int vga_ram_size);
814 d6bfa22f bellard
815 313aa567 bellard
/* sdl.c */
816 d63d307f bellard
void sdl_display_init(DisplayState *ds, int full_screen);
817 313aa567 bellard
818 da4dbf74 bellard
/* cocoa.m */
819 da4dbf74 bellard
void cocoa_display_init(DisplayState *ds, int full_screen);
820 da4dbf74 bellard
821 24236869 bellard
/* vnc.c */
822 24236869 bellard
void vnc_display_init(DisplayState *ds, int display);
823 24236869 bellard
824 5391d806 bellard
/* ide.c */
825 5391d806 bellard
#define MAX_DISKS 4
826 5391d806 bellard
827 5391d806 bellard
extern BlockDriverState *bs_table[MAX_DISKS];
828 5391d806 bellard
829 69b91039 bellard
void isa_ide_init(int iobase, int iobase2, int irq,
830 69b91039 bellard
                  BlockDriverState *hd0, BlockDriverState *hd1);
831 54fa5af5 bellard
void pci_cmd646_ide_init(PCIBus *bus, BlockDriverState **hd_table,
832 54fa5af5 bellard
                         int secondary_ide_enabled);
833 502a5395 pbrook
void pci_piix3_ide_init(PCIBus *bus, BlockDriverState **hd_table, int devfn);
834 28b9b5af bellard
int pmac_ide_init (BlockDriverState **hd_table,
835 54fa5af5 bellard
                   SetIRQFunc *set_irq, void *irq_opaque, int irq);
836 5391d806 bellard
837 2e5d83bb pbrook
/* cdrom.c */
838 2e5d83bb pbrook
int cdrom_read_toc(int nb_sectors, uint8_t *buf, int msf, int start_track);
839 2e5d83bb pbrook
int cdrom_read_toc_raw(int nb_sectors, uint8_t *buf, int msf, int session_num);
840 2e5d83bb pbrook
841 1d14ffa9 bellard
/* es1370.c */
842 c0fe3827 bellard
int es1370_init (PCIBus *bus, AudioState *s);
843 1d14ffa9 bellard
844 fb065187 bellard
/* sb16.c */
845 c0fe3827 bellard
int SB16_init (AudioState *s);
846 fb065187 bellard
847 fb065187 bellard
/* adlib.c */
848 c0fe3827 bellard
int Adlib_init (AudioState *s);
849 fb065187 bellard
850 fb065187 bellard
/* gus.c */
851 c0fe3827 bellard
int GUS_init (AudioState *s);
852 27503323 bellard
853 27503323 bellard
/* dma.c */
854 85571bc7 bellard
typedef int (*DMA_transfer_handler) (void *opaque, int nchan, int pos, int size);
855 27503323 bellard
int DMA_get_channel_mode (int nchan);
856 85571bc7 bellard
int DMA_read_memory (int nchan, void *buf, int pos, int size);
857 85571bc7 bellard
int DMA_write_memory (int nchan, void *buf, int pos, int size);
858 27503323 bellard
void DMA_hold_DREQ (int nchan);
859 27503323 bellard
void DMA_release_DREQ (int nchan);
860 16f62432 bellard
void DMA_schedule(int nchan);
861 27503323 bellard
void DMA_run (void);
862 28b9b5af bellard
void DMA_init (int high_page_enable);
863 27503323 bellard
void DMA_register_channel (int nchan,
864 85571bc7 bellard
                           DMA_transfer_handler transfer_handler,
865 85571bc7 bellard
                           void *opaque);
866 7138fcfb bellard
/* fdc.c */
867 7138fcfb bellard
#define MAX_FD 2
868 7138fcfb bellard
extern BlockDriverState *fd_table[MAX_FD];
869 7138fcfb bellard
870 baca51fa bellard
typedef struct fdctrl_t fdctrl_t;
871 baca51fa bellard
872 baca51fa bellard
fdctrl_t *fdctrl_init (int irq_lvl, int dma_chann, int mem_mapped, 
873 baca51fa bellard
                       uint32_t io_base,
874 baca51fa bellard
                       BlockDriverState **fds);
875 baca51fa bellard
int fdctrl_get_drive_type(fdctrl_t *fdctrl, int drive_num);
876 7138fcfb bellard
877 80cabfad bellard
/* ne2000.c */
878 80cabfad bellard
879 7c9d8e07 bellard
void isa_ne2000_init(int base, int irq, NICInfo *nd);
880 7c9d8e07 bellard
void pci_ne2000_init(PCIBus *bus, NICInfo *nd);
881 80cabfad bellard
882 a41b2ff2 pbrook
/* rtl8139.c */
883 a41b2ff2 pbrook
884 a41b2ff2 pbrook
void pci_rtl8139_init(PCIBus *bus, NICInfo *nd);
885 a41b2ff2 pbrook
886 e3c2613f bellard
/* pcnet.c */
887 e3c2613f bellard
888 e3c2613f bellard
void pci_pcnet_init(PCIBus *bus, NICInfo *nd);
889 e3c2613f bellard
890 80cabfad bellard
/* pckbd.c */
891 80cabfad bellard
892 80cabfad bellard
void kbd_init(void);
893 80cabfad bellard
894 80cabfad bellard
/* mc146818rtc.c */
895 80cabfad bellard
896 8a7ddc38 bellard
typedef struct RTCState RTCState;
897 80cabfad bellard
898 8a7ddc38 bellard
RTCState *rtc_init(int base, int irq);
899 8a7ddc38 bellard
void rtc_set_memory(RTCState *s, int addr, int val);
900 8a7ddc38 bellard
void rtc_set_date(RTCState *s, const struct tm *tm);
901 80cabfad bellard
902 80cabfad bellard
/* serial.c */
903 80cabfad bellard
904 c4b1fcc0 bellard
typedef struct SerialState SerialState;
905 e5d13e2f bellard
SerialState *serial_init(SetIRQFunc *set_irq, void *opaque,
906 e5d13e2f bellard
                         int base, int irq, CharDriverState *chr);
907 e5d13e2f bellard
SerialState *serial_mm_init (SetIRQFunc *set_irq, void *opaque,
908 e5d13e2f bellard
                             target_ulong base, int it_shift,
909 e5d13e2f bellard
                             int irq, CharDriverState *chr);
910 80cabfad bellard
911 6508fe59 bellard
/* parallel.c */
912 6508fe59 bellard
913 6508fe59 bellard
typedef struct ParallelState ParallelState;
914 6508fe59 bellard
ParallelState *parallel_init(int base, int irq, CharDriverState *chr);
915 6508fe59 bellard
916 80cabfad bellard
/* i8259.c */
917 80cabfad bellard
918 3de388f6 bellard
typedef struct PicState2 PicState2;
919 3de388f6 bellard
extern PicState2 *isa_pic;
920 80cabfad bellard
void pic_set_irq(int irq, int level);
921 54fa5af5 bellard
void pic_set_irq_new(void *opaque, int irq, int level);
922 3de388f6 bellard
PicState2 *pic_init(IRQRequestFunc *irq_request, void *irq_request_opaque);
923 d592d303 bellard
void pic_set_alt_irq_func(PicState2 *s, SetIRQFunc *alt_irq_func,
924 d592d303 bellard
                          void *alt_irq_opaque);
925 3de388f6 bellard
int pic_read_irq(PicState2 *s);
926 3de388f6 bellard
void pic_update_irq(PicState2 *s);
927 3de388f6 bellard
uint32_t pic_intack_read(PicState2 *s);
928 c20709aa bellard
void pic_info(void);
929 4a0fb71e bellard
void irq_info(void);
930 80cabfad bellard
931 c27004ec bellard
/* APIC */
932 d592d303 bellard
typedef struct IOAPICState IOAPICState;
933 d592d303 bellard
934 c27004ec bellard
int apic_init(CPUState *env);
935 c27004ec bellard
int apic_get_interrupt(CPUState *env);
936 d592d303 bellard
IOAPICState *ioapic_init(void);
937 d592d303 bellard
void ioapic_set_irq(void *opaque, int vector, int level);
938 c27004ec bellard
939 80cabfad bellard
/* i8254.c */
940 80cabfad bellard
941 80cabfad bellard
#define PIT_FREQ 1193182
942 80cabfad bellard
943 ec844b96 bellard
typedef struct PITState PITState;
944 ec844b96 bellard
945 ec844b96 bellard
PITState *pit_init(int base, int irq);
946 ec844b96 bellard
void pit_set_gate(PITState *pit, int channel, int val);
947 ec844b96 bellard
int pit_get_gate(PITState *pit, int channel);
948 fd06c375 bellard
int pit_get_initial_count(PITState *pit, int channel);
949 fd06c375 bellard
int pit_get_mode(PITState *pit, int channel);
950 ec844b96 bellard
int pit_get_out(PITState *pit, int channel, int64_t current_time);
951 80cabfad bellard
952 fd06c375 bellard
/* pcspk.c */
953 fd06c375 bellard
void pcspk_init(PITState *);
954 fd06c375 bellard
int pcspk_audio_init(AudioState *);
955 fd06c375 bellard
956 6515b203 bellard
/* acpi.c */
957 6515b203 bellard
extern int acpi_enabled;
958 502a5395 pbrook
void piix4_pm_init(PCIBus *bus, int devfn);
959 6515b203 bellard
void acpi_bios_init(void);
960 6515b203 bellard
961 80cabfad bellard
/* pc.c */
962 54fa5af5 bellard
extern QEMUMachine pc_machine;
963 3dbbdc25 bellard
extern QEMUMachine isapc_machine;
964 52ca8d6a bellard
extern int fd_bootchk;
965 80cabfad bellard
966 6a00d601 bellard
void ioport_set_a20(int enable);
967 6a00d601 bellard
int ioport_get_a20(void);
968 6a00d601 bellard
969 26aa7d72 bellard
/* ppc.c */
970 54fa5af5 bellard
extern QEMUMachine prep_machine;
971 54fa5af5 bellard
extern QEMUMachine core99_machine;
972 54fa5af5 bellard
extern QEMUMachine heathrow_machine;
973 54fa5af5 bellard
974 6af0bf9c bellard
/* mips_r4k.c */
975 6af0bf9c bellard
extern QEMUMachine mips_machine;
976 6af0bf9c bellard
977 27c7ca7e bellard
/* shix.c */
978 27c7ca7e bellard
extern QEMUMachine shix_machine;
979 27c7ca7e bellard
980 8cc43fef bellard
#ifdef TARGET_PPC
981 8cc43fef bellard
ppc_tb_t *cpu_ppc_tb_init (CPUState *env, uint32_t freq);
982 8cc43fef bellard
#endif
983 64201201 bellard
void PREP_debug_write (void *opaque, uint32_t addr, uint32_t val);
984 77d4bc34 bellard
985 77d4bc34 bellard
extern CPUWriteMemoryFunc *PPC_io_write[];
986 77d4bc34 bellard
extern CPUReadMemoryFunc *PPC_io_read[];
987 54fa5af5 bellard
void PPC_debug_write (void *opaque, uint32_t addr, uint32_t val);
988 26aa7d72 bellard
989 e95c8d51 bellard
/* sun4m.c */
990 54fa5af5 bellard
extern QEMUMachine sun4m_machine;
991 e80cfcfc bellard
uint32_t iommu_translate(uint32_t addr);
992 ba3c64fb bellard
void pic_set_irq_cpu(int irq, int level, unsigned int cpu);
993 e95c8d51 bellard
994 e95c8d51 bellard
/* iommu.c */
995 e80cfcfc bellard
void *iommu_init(uint32_t addr);
996 e80cfcfc bellard
uint32_t iommu_translate_local(void *opaque, uint32_t addr);
997 e95c8d51 bellard
998 e95c8d51 bellard
/* lance.c */
999 7c9d8e07 bellard
void lance_init(NICInfo *nd, int irq, uint32_t leaddr, uint32_t ledaddr);
1000 e95c8d51 bellard
1001 e95c8d51 bellard
/* tcx.c */
1002 95219897 pbrook
void tcx_init(DisplayState *ds, uint32_t addr, uint8_t *vram_base,
1003 6f7e9aec bellard
               unsigned long vram_offset, int vram_size, int width, int height);
1004 e80cfcfc bellard
1005 e80cfcfc bellard
/* slavio_intctl.c */
1006 e80cfcfc bellard
void *slavio_intctl_init();
1007 ba3c64fb bellard
void slavio_intctl_set_cpu(void *opaque, unsigned int cpu, CPUState *env);
1008 e80cfcfc bellard
void slavio_pic_info(void *opaque);
1009 e80cfcfc bellard
void slavio_irq_info(void *opaque);
1010 e80cfcfc bellard
void slavio_pic_set_irq(void *opaque, int irq, int level);
1011 ba3c64fb bellard
void slavio_pic_set_irq_cpu(void *opaque, int irq, int level, unsigned int cpu);
1012 e95c8d51 bellard
1013 5fe141fd bellard
/* loader.c */
1014 5fe141fd bellard
int get_image_size(const char *filename);
1015 5fe141fd bellard
int load_image(const char *filename, uint8_t *addr);
1016 9ee3c029 bellard
int load_elf(const char *filename, int64_t virt_to_phys_addend, uint64_t *pentry);
1017 e80cfcfc bellard
int load_aout(const char *filename, uint8_t *addr);
1018 e80cfcfc bellard
1019 e80cfcfc bellard
/* slavio_timer.c */
1020 ba3c64fb bellard
void slavio_timer_init(uint32_t addr, int irq, int mode, unsigned int cpu);
1021 8d5f07fa bellard
1022 e80cfcfc bellard
/* slavio_serial.c */
1023 e80cfcfc bellard
SerialState *slavio_serial_init(int base, int irq, CharDriverState *chr1, CharDriverState *chr2);
1024 e80cfcfc bellard
void slavio_serial_ms_kbd_init(int base, int irq);
1025 e95c8d51 bellard
1026 3475187d bellard
/* slavio_misc.c */
1027 3475187d bellard
void *slavio_misc_init(uint32_t base, int irq);
1028 3475187d bellard
void slavio_set_power_fail(void *opaque, int power_failing);
1029 3475187d bellard
1030 6f7e9aec bellard
/* esp.c */
1031 6f7e9aec bellard
void esp_init(BlockDriverState **bd, int irq, uint32_t espaddr, uint32_t espdaddr);
1032 6f7e9aec bellard
1033 3475187d bellard
/* sun4u.c */
1034 3475187d bellard
extern QEMUMachine sun4u_machine;
1035 3475187d bellard
1036 64201201 bellard
/* NVRAM helpers */
1037 64201201 bellard
#include "hw/m48t59.h"
1038 64201201 bellard
1039 64201201 bellard
void NVRAM_set_byte (m48t59_t *nvram, uint32_t addr, uint8_t value);
1040 64201201 bellard
uint8_t NVRAM_get_byte (m48t59_t *nvram, uint32_t addr);
1041 64201201 bellard
void NVRAM_set_word (m48t59_t *nvram, uint32_t addr, uint16_t value);
1042 64201201 bellard
uint16_t NVRAM_get_word (m48t59_t *nvram, uint32_t addr);
1043 64201201 bellard
void NVRAM_set_lword (m48t59_t *nvram, uint32_t addr, uint32_t value);
1044 64201201 bellard
uint32_t NVRAM_get_lword (m48t59_t *nvram, uint32_t addr);
1045 64201201 bellard
void NVRAM_set_string (m48t59_t *nvram, uint32_t addr,
1046 64201201 bellard
                       const unsigned char *str, uint32_t max);
1047 64201201 bellard
int NVRAM_get_string (m48t59_t *nvram, uint8_t *dst, uint16_t addr, int max);
1048 64201201 bellard
void NVRAM_set_crc (m48t59_t *nvram, uint32_t addr,
1049 64201201 bellard
                    uint32_t start, uint32_t count);
1050 64201201 bellard
int PPC_NVRAM_set_params (m48t59_t *nvram, uint16_t NVRAM_size,
1051 64201201 bellard
                          const unsigned char *arch,
1052 64201201 bellard
                          uint32_t RAM_size, int boot_device,
1053 64201201 bellard
                          uint32_t kernel_image, uint32_t kernel_size,
1054 28b9b5af bellard
                          const char *cmdline,
1055 64201201 bellard
                          uint32_t initrd_image, uint32_t initrd_size,
1056 28b9b5af bellard
                          uint32_t NVRAM_image,
1057 28b9b5af bellard
                          int width, int height, int depth);
1058 64201201 bellard
1059 63066f4f bellard
/* adb.c */
1060 63066f4f bellard
1061 63066f4f bellard
#define MAX_ADB_DEVICES 16
1062 63066f4f bellard
1063 e2733d20 bellard
#define ADB_MAX_OUT_LEN 16
1064 63066f4f bellard
1065 e2733d20 bellard
typedef struct ADBDevice ADBDevice;
1066 63066f4f bellard
1067 e2733d20 bellard
/* buf = NULL means polling */
1068 e2733d20 bellard
typedef int ADBDeviceRequest(ADBDevice *d, uint8_t *buf_out,
1069 e2733d20 bellard
                              const uint8_t *buf, int len);
1070 12c28fed bellard
typedef int ADBDeviceReset(ADBDevice *d);
1071 12c28fed bellard
1072 63066f4f bellard
struct ADBDevice {
1073 63066f4f bellard
    struct ADBBusState *bus;
1074 63066f4f bellard
    int devaddr;
1075 63066f4f bellard
    int handler;
1076 e2733d20 bellard
    ADBDeviceRequest *devreq;
1077 12c28fed bellard
    ADBDeviceReset *devreset;
1078 63066f4f bellard
    void *opaque;
1079 63066f4f bellard
};
1080 63066f4f bellard
1081 63066f4f bellard
typedef struct ADBBusState {
1082 63066f4f bellard
    ADBDevice devices[MAX_ADB_DEVICES];
1083 63066f4f bellard
    int nb_devices;
1084 e2733d20 bellard
    int poll_index;
1085 63066f4f bellard
} ADBBusState;
1086 63066f4f bellard
1087 e2733d20 bellard
int adb_request(ADBBusState *s, uint8_t *buf_out,
1088 e2733d20 bellard
                const uint8_t *buf, int len);
1089 e2733d20 bellard
int adb_poll(ADBBusState *s, uint8_t *buf_out);
1090 63066f4f bellard
1091 63066f4f bellard
ADBDevice *adb_register_device(ADBBusState *s, int devaddr, 
1092 e2733d20 bellard
                               ADBDeviceRequest *devreq, 
1093 12c28fed bellard
                               ADBDeviceReset *devreset, 
1094 63066f4f bellard
                               void *opaque);
1095 63066f4f bellard
void adb_kbd_init(ADBBusState *bus);
1096 63066f4f bellard
void adb_mouse_init(ADBBusState *bus);
1097 63066f4f bellard
1098 63066f4f bellard
/* cuda.c */
1099 63066f4f bellard
1100 63066f4f bellard
extern ADBBusState adb_bus;
1101 54fa5af5 bellard
int cuda_init(SetIRQFunc *set_irq, void *irq_opaque, int irq);
1102 63066f4f bellard
1103 bb36d470 bellard
#include "hw/usb.h"
1104 bb36d470 bellard
1105 a594cfbf bellard
/* usb ports of the VM */
1106 a594cfbf bellard
1107 0d92ed30 pbrook
void qemu_register_usb_port(USBPort *port, void *opaque, int index,
1108 0d92ed30 pbrook
                            usb_attachfn attach);
1109 a594cfbf bellard
1110 0d92ed30 pbrook
#define VM_USB_HUB_SIZE 8
1111 a594cfbf bellard
1112 a594cfbf bellard
void do_usb_add(const char *devname);
1113 a594cfbf bellard
void do_usb_del(const char *devname);
1114 a594cfbf bellard
void usb_info(void);
1115 a594cfbf bellard
1116 2e5d83bb pbrook
/* scsi-disk.c */
1117 2e5d83bb pbrook
typedef struct SCSIDevice SCSIDevice;
1118 2e5d83bb pbrook
typedef void (*scsi_completionfn)(void *, uint32_t, int);
1119 2e5d83bb pbrook
1120 2e5d83bb pbrook
SCSIDevice *scsi_disk_init(BlockDriverState *bdrv,
1121 2e5d83bb pbrook
                           scsi_completionfn completion,
1122 2e5d83bb pbrook
                           void *opaque);
1123 2e5d83bb pbrook
void scsi_disk_destroy(SCSIDevice *s);
1124 2e5d83bb pbrook
1125 0fc5c15a pbrook
int32_t scsi_send_command(SCSIDevice *s, uint32_t tag, uint8_t *buf, int lun);
1126 2e5d83bb pbrook
int scsi_read_data(SCSIDevice *s, uint8_t *data, uint32_t len);
1127 2e5d83bb pbrook
int scsi_write_data(SCSIDevice *s, uint8_t *data, uint32_t len);
1128 2e5d83bb pbrook
1129 7d8406be pbrook
/* lsi53c895a.c */
1130 7d8406be pbrook
void lsi_scsi_attach(void *opaque, BlockDriverState *bd, int id);
1131 7d8406be pbrook
void *lsi_scsi_init(PCIBus *bus, int devfn);
1132 7d8406be pbrook
1133 b5ff1b31 bellard
/* integratorcp.c */
1134 40f137e1 pbrook
extern QEMUMachine integratorcp926_machine;
1135 40f137e1 pbrook
extern QEMUMachine integratorcp1026_machine;
1136 b5ff1b31 bellard
1137 cdbdb648 pbrook
/* versatilepb.c */
1138 cdbdb648 pbrook
extern QEMUMachine versatilepb_machine;
1139 16406950 pbrook
extern QEMUMachine versatileab_machine;
1140 cdbdb648 pbrook
1141 daa57963 bellard
/* ps2.c */
1142 daa57963 bellard
void *ps2_kbd_init(void (*update_irq)(void *, int), void *update_arg);
1143 daa57963 bellard
void *ps2_mouse_init(void (*update_irq)(void *, int), void *update_arg);
1144 daa57963 bellard
void ps2_write_mouse(void *, int val);
1145 daa57963 bellard
void ps2_write_keyboard(void *, int val);
1146 daa57963 bellard
uint32_t ps2_read_data(void *);
1147 daa57963 bellard
void ps2_queue(void *, int b);
1148 f94f5d71 pbrook
void ps2_keyboard_set_translation(void *opaque, int mode);
1149 daa57963 bellard
1150 80337b66 bellard
/* smc91c111.c */
1151 80337b66 bellard
void smc91c111_init(NICInfo *, uint32_t, void *, int);
1152 80337b66 bellard
1153 bdd5003a pbrook
/* pl110.c */
1154 95219897 pbrook
void *pl110_init(DisplayState *ds, uint32_t base, void *pic, int irq, int);
1155 bdd5003a pbrook
1156 cdbdb648 pbrook
/* pl011.c */
1157 cdbdb648 pbrook
void pl011_init(uint32_t base, void *pic, int irq, CharDriverState *chr);
1158 cdbdb648 pbrook
1159 cdbdb648 pbrook
/* pl050.c */
1160 cdbdb648 pbrook
void pl050_init(uint32_t base, void *pic, int irq, int is_mouse);
1161 cdbdb648 pbrook
1162 cdbdb648 pbrook
/* pl080.c */
1163 cdbdb648 pbrook
void *pl080_init(uint32_t base, void *pic, int irq);
1164 cdbdb648 pbrook
1165 cdbdb648 pbrook
/* pl190.c */
1166 cdbdb648 pbrook
void *pl190_init(uint32_t base, void *parent, int irq, int fiq);
1167 cdbdb648 pbrook
1168 cdbdb648 pbrook
/* arm-timer.c */
1169 cdbdb648 pbrook
void sp804_init(uint32_t base, void *pic, int irq);
1170 cdbdb648 pbrook
void icp_pit_init(uint32_t base, void *pic, int irq);
1171 cdbdb648 pbrook
1172 16406950 pbrook
/* arm_boot.c */
1173 16406950 pbrook
1174 16406950 pbrook
void arm_load_kernel(int ram_size, const char *kernel_filename,
1175 16406950 pbrook
                     const char *kernel_cmdline, const char *initrd_filename,
1176 16406950 pbrook
                     int board_id);
1177 16406950 pbrook
1178 27c7ca7e bellard
/* sh7750.c */
1179 27c7ca7e bellard
struct SH7750State;
1180 27c7ca7e bellard
1181 008a8818 pbrook
struct SH7750State *sh7750_init(CPUState * cpu);
1182 27c7ca7e bellard
1183 27c7ca7e bellard
typedef struct {
1184 27c7ca7e bellard
    /* The callback will be triggered if any of the designated lines change */
1185 27c7ca7e bellard
    uint16_t portamask_trigger;
1186 27c7ca7e bellard
    uint16_t portbmask_trigger;
1187 27c7ca7e bellard
    /* Return 0 if no action was taken */
1188 27c7ca7e bellard
    int (*port_change_cb) (uint16_t porta, uint16_t portb,
1189 27c7ca7e bellard
                           uint16_t * periph_pdtra,
1190 27c7ca7e bellard
                           uint16_t * periph_portdira,
1191 27c7ca7e bellard
                           uint16_t * periph_pdtrb,
1192 27c7ca7e bellard
                           uint16_t * periph_portdirb);
1193 27c7ca7e bellard
} sh7750_io_device;
1194 27c7ca7e bellard
1195 27c7ca7e bellard
int sh7750_register_io_device(struct SH7750State *s,
1196 27c7ca7e bellard
                              sh7750_io_device * device);
1197 27c7ca7e bellard
/* tc58128.c */
1198 27c7ca7e bellard
int tc58128_init(struct SH7750State *s, char *zone1, char *zone2);
1199 27c7ca7e bellard
1200 29133e9a bellard
/* NOR flash devices */
1201 29133e9a bellard
typedef struct pflash_t pflash_t;
1202 29133e9a bellard
1203 29133e9a bellard
pflash_t *pflash_register (target_ulong base, ram_addr_t off,
1204 29133e9a bellard
                           BlockDriverState *bs,
1205 29133e9a bellard
                           target_ulong sector_len, int nb_blocs, int width,
1206 29133e9a bellard
                           uint16_t id0, uint16_t id1, 
1207 29133e9a bellard
                           uint16_t id2, uint16_t id3);
1208 29133e9a bellard
1209 ea2384d3 bellard
#endif /* defined(QEMU_TOOL) */
1210 ea2384d3 bellard
1211 c4b1fcc0 bellard
/* monitor.c */
1212 82c643ff bellard
void monitor_init(CharDriverState *hd, int show_banner);
1213 ea2384d3 bellard
void term_puts(const char *str);
1214 ea2384d3 bellard
void term_vprintf(const char *fmt, va_list ap);
1215 40c3bac3 bellard
void term_printf(const char *fmt, ...) __attribute__ ((__format__ (__printf__, 1, 2)));
1216 c4b1fcc0 bellard
void term_flush(void);
1217 c4b1fcc0 bellard
void term_print_help(void);
1218 ea2384d3 bellard
void monitor_readline(const char *prompt, int is_password,
1219 ea2384d3 bellard
                      char *buf, int buf_size);
1220 ea2384d3 bellard
1221 ea2384d3 bellard
/* readline.c */
1222 ea2384d3 bellard
typedef void ReadLineFunc(void *opaque, const char *str);
1223 ea2384d3 bellard
1224 ea2384d3 bellard
extern int completion_index;
1225 ea2384d3 bellard
void add_completion(const char *str);
1226 ea2384d3 bellard
void readline_handle_byte(int ch);
1227 ea2384d3 bellard
void readline_find_completion(const char *cmdline);
1228 ea2384d3 bellard
const char *readline_get_history(unsigned int index);
1229 ea2384d3 bellard
void readline_start(const char *prompt, int is_password,
1230 ea2384d3 bellard
                    ReadLineFunc *readline_func, void *opaque);
1231 c4b1fcc0 bellard
1232 5e6ad6f9 bellard
void kqemu_record_dump(void);
1233 5e6ad6f9 bellard
1234 fc01f7e7 bellard
#endif /* VL_H */