Revision 85097db6 target-microblaze/cpu.h

b/target-microblaze/cpu.h
41 41
#define EXCP_HW_BREAK   5
42 42
#define EXCP_HW_EXCP    6
43 43

  
44
/* MicroBlaze-specific interrupt pending bits.  */
45
#define CPU_INTERRUPT_NMI       CPU_INTERRUPT_TGT_EXT_3
46

  
44 47
/* Register aliases. R0 - R15 */
45 48
#define R_SP     1
46 49
#define SR_PC    0

Also available in: Unified diff