root / hw / pci.c @ 89e8b13c
History | View | Annotate | Download (33.4 kB)
1 |
/*
|
---|---|
2 |
* QEMU PCI bus manager
|
3 |
*
|
4 |
* Copyright (c) 2004 Fabrice Bellard
|
5 |
*
|
6 |
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 |
* of this software and associated documentation files (the "Software"), to deal
|
8 |
* in the Software without restriction, including without limitation the rights
|
9 |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 |
* copies of the Software, and to permit persons to whom the Software is
|
11 |
* furnished to do so, subject to the following conditions:
|
12 |
*
|
13 |
* The above copyright notice and this permission notice shall be included in
|
14 |
* all copies or substantial portions of the Software.
|
15 |
*
|
16 |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 |
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 |
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 |
* THE SOFTWARE.
|
23 |
*/
|
24 |
#include "hw.h" |
25 |
#include "pci.h" |
26 |
#include "monitor.h" |
27 |
#include "net.h" |
28 |
#include "sysemu.h" |
29 |
|
30 |
//#define DEBUG_PCI
|
31 |
#ifdef DEBUG_PCI
|
32 |
# define PCI_DPRINTF(format, ...) printf(format, ## __VA_ARGS__) |
33 |
#else
|
34 |
# define PCI_DPRINTF(format, ...) do { } while (0) |
35 |
#endif
|
36 |
|
37 |
struct PCIBus {
|
38 |
BusState qbus; |
39 |
int bus_num;
|
40 |
int devfn_min;
|
41 |
pci_set_irq_fn set_irq; |
42 |
pci_map_irq_fn map_irq; |
43 |
pci_hotplug_fn hotplug; |
44 |
uint32_t config_reg; /* XXX: suppress */
|
45 |
void *irq_opaque;
|
46 |
PCIDevice *devices[256];
|
47 |
PCIDevice *parent_dev; |
48 |
PCIBus *next; |
49 |
/* The bus IRQ state is the logical OR of the connected devices.
|
50 |
Keep a count of the number of devices with raised IRQs. */
|
51 |
int nirq;
|
52 |
int *irq_count;
|
53 |
}; |
54 |
|
55 |
static void pcibus_dev_print(Monitor *mon, DeviceState *dev, int indent); |
56 |
|
57 |
static struct BusInfo pci_bus_info = { |
58 |
.name = "PCI",
|
59 |
.size = sizeof(PCIBus),
|
60 |
.print_dev = pcibus_dev_print, |
61 |
.props = (Property[]) { |
62 |
DEFINE_PROP_PCI_DEVFN("addr", PCIDevice, devfn, -1), |
63 |
DEFINE_PROP_END_OF_LIST() |
64 |
} |
65 |
}; |
66 |
|
67 |
static void pci_update_mappings(PCIDevice *d); |
68 |
static void pci_set_irq(void *opaque, int irq_num, int level); |
69 |
|
70 |
target_phys_addr_t pci_mem_base; |
71 |
static uint16_t pci_default_sub_vendor_id = PCI_SUBVENDOR_ID_REDHAT_QUMRANET;
|
72 |
static uint16_t pci_default_sub_device_id = PCI_SUBDEVICE_ID_QEMU;
|
73 |
static PCIBus *first_bus;
|
74 |
|
75 |
static const VMStateDescription vmstate_pcibus = { |
76 |
.name = "PCIBUS",
|
77 |
.version_id = 1,
|
78 |
.minimum_version_id = 1,
|
79 |
.minimum_version_id_old = 1,
|
80 |
.fields = (VMStateField []) { |
81 |
VMSTATE_INT32_EQUAL(nirq, PCIBus), |
82 |
VMSTATE_VARRAY_INT32(irq_count, PCIBus, nirq, 0, vmstate_info_int32, int32_t),
|
83 |
VMSTATE_END_OF_LIST() |
84 |
} |
85 |
}; |
86 |
|
87 |
static int pci_bar(PCIDevice *d, int reg) |
88 |
{ |
89 |
uint8_t type; |
90 |
|
91 |
if (reg != PCI_ROM_SLOT)
|
92 |
return PCI_BASE_ADDRESS_0 + reg * 4; |
93 |
|
94 |
type = d->config[PCI_HEADER_TYPE] & ~PCI_HEADER_TYPE_MULTI_FUNCTION; |
95 |
return type == PCI_HEADER_TYPE_BRIDGE ? PCI_ROM_ADDRESS1 : PCI_ROM_ADDRESS;
|
96 |
} |
97 |
|
98 |
static void pci_device_reset(PCIDevice *dev) |
99 |
{ |
100 |
int r;
|
101 |
|
102 |
memset(dev->irq_state, 0, sizeof dev->irq_state); |
103 |
dev->config[PCI_COMMAND] &= ~(PCI_COMMAND_IO | PCI_COMMAND_MEMORY | |
104 |
PCI_COMMAND_MASTER); |
105 |
dev->config[PCI_CACHE_LINE_SIZE] = 0x0;
|
106 |
dev->config[PCI_INTERRUPT_LINE] = 0x0;
|
107 |
for (r = 0; r < PCI_NUM_REGIONS; ++r) { |
108 |
if (!dev->io_regions[r].size) {
|
109 |
continue;
|
110 |
} |
111 |
pci_set_long(dev->config + pci_bar(dev, r), dev->io_regions[r].type); |
112 |
} |
113 |
pci_update_mappings(dev); |
114 |
} |
115 |
|
116 |
static void pci_bus_reset(void *opaque) |
117 |
{ |
118 |
PCIBus *bus = opaque; |
119 |
int i;
|
120 |
|
121 |
for (i = 0; i < bus->nirq; i++) { |
122 |
bus->irq_count[i] = 0;
|
123 |
} |
124 |
for (i = 0; i < ARRAY_SIZE(bus->devices); ++i) { |
125 |
if (bus->devices[i]) {
|
126 |
pci_device_reset(bus->devices[i]); |
127 |
} |
128 |
} |
129 |
} |
130 |
|
131 |
void pci_bus_new_inplace(PCIBus *bus, DeviceState *parent,
|
132 |
const char *name, int devfn_min) |
133 |
{ |
134 |
static int nbus = 0; |
135 |
|
136 |
qbus_create_inplace(&bus->qbus, &pci_bus_info, parent, name); |
137 |
bus->devfn_min = devfn_min; |
138 |
bus->next = first_bus; |
139 |
first_bus = bus; |
140 |
vmstate_register(nbus++, &vmstate_pcibus, bus); |
141 |
qemu_register_reset(pci_bus_reset, bus); |
142 |
} |
143 |
|
144 |
PCIBus *pci_bus_new(DeviceState *parent, const char *name, int devfn_min) |
145 |
{ |
146 |
PCIBus *bus; |
147 |
|
148 |
bus = qemu_mallocz(sizeof(*bus));
|
149 |
bus->qbus.qdev_allocated = 1;
|
150 |
pci_bus_new_inplace(bus, parent, name, devfn_min); |
151 |
return bus;
|
152 |
} |
153 |
|
154 |
void pci_bus_irqs(PCIBus *bus, pci_set_irq_fn set_irq, pci_map_irq_fn map_irq,
|
155 |
void *irq_opaque, int nirq) |
156 |
{ |
157 |
bus->set_irq = set_irq; |
158 |
bus->map_irq = map_irq; |
159 |
bus->irq_opaque = irq_opaque; |
160 |
bus->nirq = nirq; |
161 |
bus->irq_count = qemu_mallocz(nirq * sizeof(bus->irq_count[0])); |
162 |
} |
163 |
|
164 |
void pci_bus_hotplug(PCIBus *bus, pci_hotplug_fn hotplug)
|
165 |
{ |
166 |
bus->qbus.allow_hotplug = 1;
|
167 |
bus->hotplug = hotplug; |
168 |
} |
169 |
|
170 |
PCIBus *pci_register_bus(DeviceState *parent, const char *name, |
171 |
pci_set_irq_fn set_irq, pci_map_irq_fn map_irq, |
172 |
void *irq_opaque, int devfn_min, int nirq) |
173 |
{ |
174 |
PCIBus *bus; |
175 |
|
176 |
bus = pci_bus_new(parent, name, devfn_min); |
177 |
pci_bus_irqs(bus, set_irq, map_irq, irq_opaque, nirq); |
178 |
return bus;
|
179 |
} |
180 |
|
181 |
static void pci_register_secondary_bus(PCIBus *bus, |
182 |
PCIDevice *dev, |
183 |
pci_map_irq_fn map_irq, |
184 |
const char *name) |
185 |
{ |
186 |
qbus_create_inplace(&bus->qbus, &pci_bus_info, &dev->qdev, name); |
187 |
bus->map_irq = map_irq; |
188 |
bus->parent_dev = dev; |
189 |
bus->next = dev->bus->next; |
190 |
dev->bus->next = bus; |
191 |
} |
192 |
|
193 |
int pci_bus_num(PCIBus *s)
|
194 |
{ |
195 |
return s->bus_num;
|
196 |
} |
197 |
|
198 |
static int get_pci_config_device(QEMUFile *f, void *pv, size_t size) |
199 |
{ |
200 |
PCIDevice *s = container_of(pv, PCIDevice, config); |
201 |
uint8_t config[PCI_CONFIG_SPACE_SIZE]; |
202 |
int i;
|
203 |
|
204 |
assert(size == sizeof config);
|
205 |
qemu_get_buffer(f, config, sizeof config);
|
206 |
for (i = 0; i < sizeof config; ++i) |
207 |
if ((config[i] ^ s->config[i]) & s->cmask[i] & ~s->wmask[i])
|
208 |
return -EINVAL;
|
209 |
memcpy(s->config, config, sizeof config);
|
210 |
|
211 |
pci_update_mappings(s); |
212 |
|
213 |
return 0; |
214 |
} |
215 |
|
216 |
/* just put buffer */
|
217 |
static void put_pci_config_device(QEMUFile *f, void *pv, size_t size) |
218 |
{ |
219 |
const uint8_t *v = pv;
|
220 |
qemu_put_buffer(f, v, size); |
221 |
} |
222 |
|
223 |
static VMStateInfo vmstate_info_pci_config = {
|
224 |
.name = "pci config",
|
225 |
.get = get_pci_config_device, |
226 |
.put = put_pci_config_device, |
227 |
}; |
228 |
|
229 |
const VMStateDescription vmstate_pci_device = {
|
230 |
.name = "PCIDevice",
|
231 |
.version_id = 2,
|
232 |
.minimum_version_id = 1,
|
233 |
.minimum_version_id_old = 1,
|
234 |
.fields = (VMStateField []) { |
235 |
VMSTATE_INT32_LE(version_id, PCIDevice), |
236 |
VMSTATE_SINGLE(config, PCIDevice, 0, vmstate_info_pci_config,
|
237 |
typeof_field(PCIDevice,config)), |
238 |
VMSTATE_INT32_ARRAY_V(irq_state, PCIDevice, PCI_NUM_PINS, 2),
|
239 |
VMSTATE_END_OF_LIST() |
240 |
} |
241 |
}; |
242 |
|
243 |
void pci_device_save(PCIDevice *s, QEMUFile *f)
|
244 |
{ |
245 |
vmstate_save_state(f, &vmstate_pci_device, s); |
246 |
} |
247 |
|
248 |
int pci_device_load(PCIDevice *s, QEMUFile *f)
|
249 |
{ |
250 |
return vmstate_load_state(f, &vmstate_pci_device, s, s->version_id);
|
251 |
} |
252 |
|
253 |
static int pci_set_default_subsystem_id(PCIDevice *pci_dev) |
254 |
{ |
255 |
uint16_t *id; |
256 |
|
257 |
id = (void*)(&pci_dev->config[PCI_SUBVENDOR_ID]);
|
258 |
id[0] = cpu_to_le16(pci_default_sub_vendor_id);
|
259 |
id[1] = cpu_to_le16(pci_default_sub_device_id);
|
260 |
return 0; |
261 |
} |
262 |
|
263 |
/*
|
264 |
* Parse [[<domain>:]<bus>:]<slot>, return -1 on error
|
265 |
*/
|
266 |
static int pci_parse_devaddr(const char *addr, int *domp, int *busp, unsigned *slotp) |
267 |
{ |
268 |
const char *p; |
269 |
char *e;
|
270 |
unsigned long val; |
271 |
unsigned long dom = 0, bus = 0; |
272 |
unsigned slot = 0; |
273 |
|
274 |
p = addr; |
275 |
val = strtoul(p, &e, 16);
|
276 |
if (e == p)
|
277 |
return -1; |
278 |
if (*e == ':') { |
279 |
bus = val; |
280 |
p = e + 1;
|
281 |
val = strtoul(p, &e, 16);
|
282 |
if (e == p)
|
283 |
return -1; |
284 |
if (*e == ':') { |
285 |
dom = bus; |
286 |
bus = val; |
287 |
p = e + 1;
|
288 |
val = strtoul(p, &e, 16);
|
289 |
if (e == p)
|
290 |
return -1; |
291 |
} |
292 |
} |
293 |
|
294 |
if (dom > 0xffff || bus > 0xff || val > 0x1f) |
295 |
return -1; |
296 |
|
297 |
slot = val; |
298 |
|
299 |
if (*e)
|
300 |
return -1; |
301 |
|
302 |
/* Note: QEMU doesn't implement domains other than 0 */
|
303 |
if (dom != 0 || pci_find_bus(bus) == NULL) |
304 |
return -1; |
305 |
|
306 |
*domp = dom; |
307 |
*busp = bus; |
308 |
*slotp = slot; |
309 |
return 0; |
310 |
} |
311 |
|
312 |
int pci_read_devaddr(Monitor *mon, const char *addr, int *domp, int *busp, |
313 |
unsigned *slotp)
|
314 |
{ |
315 |
/* strip legacy tag */
|
316 |
if (!strncmp(addr, "pci_addr=", 9)) { |
317 |
addr += 9;
|
318 |
} |
319 |
if (pci_parse_devaddr(addr, domp, busp, slotp)) {
|
320 |
monitor_printf(mon, "Invalid pci address\n");
|
321 |
return -1; |
322 |
} |
323 |
return 0; |
324 |
} |
325 |
|
326 |
PCIBus *pci_get_bus_devfn(int *devfnp, const char *devaddr) |
327 |
{ |
328 |
int dom, bus;
|
329 |
unsigned slot;
|
330 |
|
331 |
if (!devaddr) {
|
332 |
*devfnp = -1;
|
333 |
return pci_find_bus(0); |
334 |
} |
335 |
|
336 |
if (pci_parse_devaddr(devaddr, &dom, &bus, &slot) < 0) { |
337 |
return NULL; |
338 |
} |
339 |
|
340 |
*devfnp = slot << 3;
|
341 |
return pci_find_bus(bus);
|
342 |
} |
343 |
|
344 |
static void pci_init_cmask(PCIDevice *dev) |
345 |
{ |
346 |
pci_set_word(dev->cmask + PCI_VENDOR_ID, 0xffff);
|
347 |
pci_set_word(dev->cmask + PCI_DEVICE_ID, 0xffff);
|
348 |
dev->cmask[PCI_STATUS] = PCI_STATUS_CAP_LIST; |
349 |
dev->cmask[PCI_REVISION_ID] = 0xff;
|
350 |
dev->cmask[PCI_CLASS_PROG] = 0xff;
|
351 |
pci_set_word(dev->cmask + PCI_CLASS_DEVICE, 0xffff);
|
352 |
dev->cmask[PCI_HEADER_TYPE] = 0xff;
|
353 |
dev->cmask[PCI_CAPABILITY_LIST] = 0xff;
|
354 |
} |
355 |
|
356 |
static void pci_init_wmask(PCIDevice *dev) |
357 |
{ |
358 |
int i;
|
359 |
dev->wmask[PCI_CACHE_LINE_SIZE] = 0xff;
|
360 |
dev->wmask[PCI_INTERRUPT_LINE] = 0xff;
|
361 |
pci_set_word(dev->wmask + PCI_COMMAND, |
362 |
PCI_COMMAND_IO | PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER); |
363 |
for (i = PCI_CONFIG_HEADER_SIZE; i < PCI_CONFIG_SPACE_SIZE; ++i)
|
364 |
dev->wmask[i] = 0xff;
|
365 |
} |
366 |
|
367 |
/* -1 for devfn means auto assign */
|
368 |
static PCIDevice *do_pci_register_device(PCIDevice *pci_dev, PCIBus *bus,
|
369 |
const char *name, int devfn, |
370 |
PCIConfigReadFunc *config_read, |
371 |
PCIConfigWriteFunc *config_write) |
372 |
{ |
373 |
if (devfn < 0) { |
374 |
for(devfn = bus->devfn_min ; devfn < 256; devfn += 8) { |
375 |
if (!bus->devices[devfn])
|
376 |
goto found;
|
377 |
} |
378 |
return NULL; |
379 |
found: ;
|
380 |
} else if (bus->devices[devfn]) { |
381 |
return NULL; |
382 |
} |
383 |
pci_dev->bus = bus; |
384 |
pci_dev->devfn = devfn; |
385 |
pstrcpy(pci_dev->name, sizeof(pci_dev->name), name);
|
386 |
memset(pci_dev->irq_state, 0, sizeof(pci_dev->irq_state)); |
387 |
pci_set_default_subsystem_id(pci_dev); |
388 |
pci_init_cmask(pci_dev); |
389 |
pci_init_wmask(pci_dev); |
390 |
|
391 |
if (!config_read)
|
392 |
config_read = pci_default_read_config; |
393 |
if (!config_write)
|
394 |
config_write = pci_default_write_config; |
395 |
pci_dev->config_read = config_read; |
396 |
pci_dev->config_write = config_write; |
397 |
bus->devices[devfn] = pci_dev; |
398 |
pci_dev->irq = qemu_allocate_irqs(pci_set_irq, pci_dev, PCI_NUM_PINS); |
399 |
pci_dev->version_id = 2; /* Current pci device vmstate version */ |
400 |
return pci_dev;
|
401 |
} |
402 |
|
403 |
PCIDevice *pci_register_device(PCIBus *bus, const char *name, |
404 |
int instance_size, int devfn, |
405 |
PCIConfigReadFunc *config_read, |
406 |
PCIConfigWriteFunc *config_write) |
407 |
{ |
408 |
PCIDevice *pci_dev; |
409 |
|
410 |
pci_dev = qemu_mallocz(instance_size); |
411 |
pci_dev = do_pci_register_device(pci_dev, bus, name, devfn, |
412 |
config_read, config_write); |
413 |
return pci_dev;
|
414 |
} |
415 |
static target_phys_addr_t pci_to_cpu_addr(target_phys_addr_t addr)
|
416 |
{ |
417 |
return addr + pci_mem_base;
|
418 |
} |
419 |
|
420 |
static void pci_unregister_io_regions(PCIDevice *pci_dev) |
421 |
{ |
422 |
PCIIORegion *r; |
423 |
int i;
|
424 |
|
425 |
for(i = 0; i < PCI_NUM_REGIONS; i++) { |
426 |
r = &pci_dev->io_regions[i]; |
427 |
if (!r->size || r->addr == PCI_BAR_UNMAPPED)
|
428 |
continue;
|
429 |
if (r->type == PCI_BASE_ADDRESS_SPACE_IO) {
|
430 |
isa_unassign_ioport(r->addr, r->size); |
431 |
} else {
|
432 |
cpu_register_physical_memory(pci_to_cpu_addr(r->addr), |
433 |
r->size, |
434 |
IO_MEM_UNASSIGNED); |
435 |
} |
436 |
} |
437 |
} |
438 |
|
439 |
static int pci_unregister_device(DeviceState *dev) |
440 |
{ |
441 |
PCIDevice *pci_dev = DO_UPCAST(PCIDevice, qdev, dev); |
442 |
PCIDeviceInfo *info = DO_UPCAST(PCIDeviceInfo, qdev, dev->info); |
443 |
int ret = 0; |
444 |
|
445 |
if (info->exit)
|
446 |
ret = info->exit(pci_dev); |
447 |
if (ret)
|
448 |
return ret;
|
449 |
|
450 |
pci_unregister_io_regions(pci_dev); |
451 |
|
452 |
qemu_free_irqs(pci_dev->irq); |
453 |
pci_dev->bus->devices[pci_dev->devfn] = NULL;
|
454 |
return 0; |
455 |
} |
456 |
|
457 |
void pci_register_bar(PCIDevice *pci_dev, int region_num, |
458 |
pcibus_t size, int type,
|
459 |
PCIMapIORegionFunc *map_func) |
460 |
{ |
461 |
PCIIORegion *r; |
462 |
uint32_t addr; |
463 |
pcibus_t wmask; |
464 |
|
465 |
if ((unsigned int)region_num >= PCI_NUM_REGIONS) |
466 |
return;
|
467 |
|
468 |
if (size & (size-1)) { |
469 |
fprintf(stderr, "ERROR: PCI region size must be pow2 "
|
470 |
"type=0x%x, size=0x%"FMT_PCIBUS"\n", type, size); |
471 |
exit(1);
|
472 |
} |
473 |
|
474 |
r = &pci_dev->io_regions[region_num]; |
475 |
r->addr = PCI_BAR_UNMAPPED; |
476 |
r->size = size; |
477 |
r->type = type; |
478 |
r->map_func = map_func; |
479 |
|
480 |
wmask = ~(size - 1);
|
481 |
addr = pci_bar(pci_dev, region_num); |
482 |
if (region_num == PCI_ROM_SLOT) {
|
483 |
/* ROM enable bit is writeable */
|
484 |
wmask |= PCI_ROM_ADDRESS_ENABLE; |
485 |
} |
486 |
pci_set_long(pci_dev->config + addr, type); |
487 |
pci_set_long(pci_dev->wmask + addr, wmask & 0xffffffff);
|
488 |
pci_set_long(pci_dev->cmask + addr, 0xffffffff);
|
489 |
} |
490 |
|
491 |
static void pci_update_mappings(PCIDevice *d) |
492 |
{ |
493 |
PCIIORegion *r; |
494 |
int cmd, i;
|
495 |
pcibus_t last_addr, new_addr; |
496 |
|
497 |
cmd = pci_get_word(d->config + PCI_COMMAND); |
498 |
for(i = 0; i < PCI_NUM_REGIONS; i++) { |
499 |
r = &d->io_regions[i]; |
500 |
if (r->size != 0) { |
501 |
if (r->type & PCI_BASE_ADDRESS_SPACE_IO) {
|
502 |
if (cmd & PCI_COMMAND_IO) {
|
503 |
new_addr = pci_get_long(d->config + pci_bar(d, i)); |
504 |
new_addr = new_addr & ~(r->size - 1);
|
505 |
last_addr = new_addr + r->size - 1;
|
506 |
/* NOTE: we have only 64K ioports on PC */
|
507 |
if (last_addr <= new_addr || new_addr == 0 || |
508 |
last_addr >= 0x10000) {
|
509 |
new_addr = PCI_BAR_UNMAPPED; |
510 |
} |
511 |
} else {
|
512 |
new_addr = PCI_BAR_UNMAPPED; |
513 |
} |
514 |
} else {
|
515 |
if (cmd & PCI_COMMAND_MEMORY) {
|
516 |
new_addr = pci_get_long(d->config + pci_bar(d, i)); |
517 |
/* the ROM slot has a specific enable bit */
|
518 |
if (i == PCI_ROM_SLOT && !(new_addr & PCI_ROM_ADDRESS_ENABLE))
|
519 |
goto no_mem_map;
|
520 |
new_addr = new_addr & ~(r->size - 1);
|
521 |
last_addr = new_addr + r->size - 1;
|
522 |
/* NOTE: we do not support wrapping */
|
523 |
/* XXX: as we cannot support really dynamic
|
524 |
mappings, we handle specific values as invalid
|
525 |
mappings. */
|
526 |
if (last_addr <= new_addr || new_addr == 0 || |
527 |
last_addr == PCI_BAR_UNMAPPED) { |
528 |
new_addr = PCI_BAR_UNMAPPED; |
529 |
} |
530 |
} else {
|
531 |
no_mem_map:
|
532 |
new_addr = PCI_BAR_UNMAPPED; |
533 |
} |
534 |
} |
535 |
/* now do the real mapping */
|
536 |
if (new_addr != r->addr) {
|
537 |
if (r->addr != PCI_BAR_UNMAPPED) {
|
538 |
if (r->type & PCI_BASE_ADDRESS_SPACE_IO) {
|
539 |
int class;
|
540 |
/* NOTE: specific hack for IDE in PC case:
|
541 |
only one byte must be mapped. */
|
542 |
class = pci_get_word(d->config + PCI_CLASS_DEVICE); |
543 |
if (class == 0x0101 && r->size == 4) { |
544 |
isa_unassign_ioport(r->addr + 2, 1); |
545 |
} else {
|
546 |
isa_unassign_ioport(r->addr, r->size); |
547 |
} |
548 |
} else {
|
549 |
cpu_register_physical_memory(pci_to_cpu_addr(r->addr), |
550 |
r->size, |
551 |
IO_MEM_UNASSIGNED); |
552 |
qemu_unregister_coalesced_mmio(r->addr, r->size); |
553 |
} |
554 |
} |
555 |
r->addr = new_addr; |
556 |
if (r->addr != PCI_BAR_UNMAPPED) {
|
557 |
r->map_func(d, i, r->addr, r->size, r->type); |
558 |
} |
559 |
} |
560 |
} |
561 |
} |
562 |
} |
563 |
|
564 |
uint32_t pci_default_read_config(PCIDevice *d, |
565 |
uint32_t address, int len)
|
566 |
{ |
567 |
uint32_t val = 0;
|
568 |
assert(len == 1 || len == 2 || len == 4); |
569 |
len = MIN(len, PCI_CONFIG_SPACE_SIZE - address); |
570 |
memcpy(&val, d->config + address, len); |
571 |
return le32_to_cpu(val);
|
572 |
} |
573 |
|
574 |
void pci_default_write_config(PCIDevice *d, uint32_t addr, uint32_t val, int l) |
575 |
{ |
576 |
uint8_t orig[PCI_CONFIG_SPACE_SIZE]; |
577 |
int i;
|
578 |
|
579 |
/* not efficient, but simple */
|
580 |
memcpy(orig, d->config, PCI_CONFIG_SPACE_SIZE); |
581 |
for(i = 0; i < l && addr < PCI_CONFIG_SPACE_SIZE; val >>= 8, ++i, ++addr) { |
582 |
uint8_t wmask = d->wmask[addr]; |
583 |
d->config[addr] = (d->config[addr] & ~wmask) | (val & wmask); |
584 |
} |
585 |
if (memcmp(orig + PCI_BASE_ADDRESS_0, d->config + PCI_BASE_ADDRESS_0, 24) |
586 |
|| ((orig[PCI_COMMAND] ^ d->config[PCI_COMMAND]) |
587 |
& (PCI_COMMAND_MEMORY | PCI_COMMAND_IO))) |
588 |
pci_update_mappings(d); |
589 |
} |
590 |
|
591 |
void pci_data_write(void *opaque, uint32_t addr, uint32_t val, int len) |
592 |
{ |
593 |
PCIBus *s = opaque; |
594 |
PCIDevice *pci_dev; |
595 |
int config_addr, bus_num;
|
596 |
|
597 |
#if 0
|
598 |
PCI_DPRINTF("pci_data_write: addr=%08x val=%08x len=%d\n",
|
599 |
addr, val, len);
|
600 |
#endif
|
601 |
bus_num = (addr >> 16) & 0xff; |
602 |
while (s && s->bus_num != bus_num)
|
603 |
s = s->next; |
604 |
if (!s)
|
605 |
return;
|
606 |
pci_dev = s->devices[(addr >> 8) & 0xff]; |
607 |
if (!pci_dev)
|
608 |
return;
|
609 |
config_addr = addr & 0xff;
|
610 |
PCI_DPRINTF("pci_config_write: %s: addr=%02x val=%08x len=%d\n",
|
611 |
pci_dev->name, config_addr, val, len); |
612 |
pci_dev->config_write(pci_dev, config_addr, val, len); |
613 |
} |
614 |
|
615 |
uint32_t pci_data_read(void *opaque, uint32_t addr, int len) |
616 |
{ |
617 |
PCIBus *s = opaque; |
618 |
PCIDevice *pci_dev; |
619 |
int config_addr, bus_num;
|
620 |
uint32_t val; |
621 |
|
622 |
bus_num = (addr >> 16) & 0xff; |
623 |
while (s && s->bus_num != bus_num)
|
624 |
s= s->next; |
625 |
if (!s)
|
626 |
goto fail;
|
627 |
pci_dev = s->devices[(addr >> 8) & 0xff]; |
628 |
if (!pci_dev) {
|
629 |
fail:
|
630 |
switch(len) {
|
631 |
case 1: |
632 |
val = 0xff;
|
633 |
break;
|
634 |
case 2: |
635 |
val = 0xffff;
|
636 |
break;
|
637 |
default:
|
638 |
case 4: |
639 |
val = 0xffffffff;
|
640 |
break;
|
641 |
} |
642 |
goto the_end;
|
643 |
} |
644 |
config_addr = addr & 0xff;
|
645 |
val = pci_dev->config_read(pci_dev, config_addr, len); |
646 |
PCI_DPRINTF("pci_config_read: %s: addr=%02x val=%08x len=%d\n",
|
647 |
pci_dev->name, config_addr, val, len); |
648 |
the_end:
|
649 |
#if 0
|
650 |
PCI_DPRINTF("pci_data_read: addr=%08x val=%08x len=%d\n",
|
651 |
addr, val, len);
|
652 |
#endif
|
653 |
return val;
|
654 |
} |
655 |
|
656 |
/***********************************************************/
|
657 |
/* generic PCI irq support */
|
658 |
|
659 |
/* 0 <= irq_num <= 3. level must be 0 or 1 */
|
660 |
static void pci_set_irq(void *opaque, int irq_num, int level) |
661 |
{ |
662 |
PCIDevice *pci_dev = opaque; |
663 |
PCIBus *bus; |
664 |
int change;
|
665 |
|
666 |
change = level - pci_dev->irq_state[irq_num]; |
667 |
if (!change)
|
668 |
return;
|
669 |
|
670 |
pci_dev->irq_state[irq_num] = level; |
671 |
for (;;) {
|
672 |
bus = pci_dev->bus; |
673 |
irq_num = bus->map_irq(pci_dev, irq_num); |
674 |
if (bus->set_irq)
|
675 |
break;
|
676 |
pci_dev = bus->parent_dev; |
677 |
} |
678 |
bus->irq_count[irq_num] += change; |
679 |
bus->set_irq(bus->irq_opaque, irq_num, bus->irq_count[irq_num] != 0);
|
680 |
} |
681 |
|
682 |
/***********************************************************/
|
683 |
/* monitor info on PCI */
|
684 |
|
685 |
typedef struct { |
686 |
uint16_t class; |
687 |
const char *desc; |
688 |
} pci_class_desc; |
689 |
|
690 |
static const pci_class_desc pci_class_descriptions[] = |
691 |
{ |
692 |
{ 0x0100, "SCSI controller"}, |
693 |
{ 0x0101, "IDE controller"}, |
694 |
{ 0x0102, "Floppy controller"}, |
695 |
{ 0x0103, "IPI controller"}, |
696 |
{ 0x0104, "RAID controller"}, |
697 |
{ 0x0106, "SATA controller"}, |
698 |
{ 0x0107, "SAS controller"}, |
699 |
{ 0x0180, "Storage controller"}, |
700 |
{ 0x0200, "Ethernet controller"}, |
701 |
{ 0x0201, "Token Ring controller"}, |
702 |
{ 0x0202, "FDDI controller"}, |
703 |
{ 0x0203, "ATM controller"}, |
704 |
{ 0x0280, "Network controller"}, |
705 |
{ 0x0300, "VGA controller"}, |
706 |
{ 0x0301, "XGA controller"}, |
707 |
{ 0x0302, "3D controller"}, |
708 |
{ 0x0380, "Display controller"}, |
709 |
{ 0x0400, "Video controller"}, |
710 |
{ 0x0401, "Audio controller"}, |
711 |
{ 0x0402, "Phone"}, |
712 |
{ 0x0480, "Multimedia controller"}, |
713 |
{ 0x0500, "RAM controller"}, |
714 |
{ 0x0501, "Flash controller"}, |
715 |
{ 0x0580, "Memory controller"}, |
716 |
{ 0x0600, "Host bridge"}, |
717 |
{ 0x0601, "ISA bridge"}, |
718 |
{ 0x0602, "EISA bridge"}, |
719 |
{ 0x0603, "MC bridge"}, |
720 |
{ 0x0604, "PCI bridge"}, |
721 |
{ 0x0605, "PCMCIA bridge"}, |
722 |
{ 0x0606, "NUBUS bridge"}, |
723 |
{ 0x0607, "CARDBUS bridge"}, |
724 |
{ 0x0608, "RACEWAY bridge"}, |
725 |
{ 0x0680, "Bridge"}, |
726 |
{ 0x0c03, "USB controller"}, |
727 |
{ 0, NULL} |
728 |
}; |
729 |
|
730 |
static void pci_info_device(PCIDevice *d) |
731 |
{ |
732 |
Monitor *mon = cur_mon; |
733 |
int i, class;
|
734 |
PCIIORegion *r; |
735 |
const pci_class_desc *desc;
|
736 |
|
737 |
monitor_printf(mon, " Bus %2d, device %3d, function %d:\n",
|
738 |
d->bus->bus_num, PCI_SLOT(d->devfn), PCI_FUNC(d->devfn)); |
739 |
class = pci_get_word(d->config + PCI_CLASS_DEVICE); |
740 |
monitor_printf(mon, " ");
|
741 |
desc = pci_class_descriptions; |
742 |
while (desc->desc && class != desc->class)
|
743 |
desc++; |
744 |
if (desc->desc) {
|
745 |
monitor_printf(mon, "%s", desc->desc);
|
746 |
} else {
|
747 |
monitor_printf(mon, "Class %04x", class);
|
748 |
} |
749 |
monitor_printf(mon, ": PCI device %04x:%04x\n",
|
750 |
pci_get_word(d->config + PCI_VENDOR_ID), |
751 |
pci_get_word(d->config + PCI_DEVICE_ID)); |
752 |
|
753 |
if (d->config[PCI_INTERRUPT_PIN] != 0) { |
754 |
monitor_printf(mon, " IRQ %d.\n",
|
755 |
d->config[PCI_INTERRUPT_LINE]); |
756 |
} |
757 |
if (class == 0x0604) { |
758 |
monitor_printf(mon, " BUS %d.\n", d->config[0x19]); |
759 |
} |
760 |
for(i = 0;i < PCI_NUM_REGIONS; i++) { |
761 |
r = &d->io_regions[i]; |
762 |
if (r->size != 0) { |
763 |
monitor_printf(mon, " BAR%d: ", i);
|
764 |
if (r->type & PCI_BASE_ADDRESS_SPACE_IO) {
|
765 |
monitor_printf(mon, "I/O at 0x%04"FMT_PCIBUS
|
766 |
" [0x%04"FMT_PCIBUS"].\n", |
767 |
r->addr, r->addr + r->size - 1);
|
768 |
} else {
|
769 |
monitor_printf(mon, "32 bit memory at 0x%08"FMT_PCIBUS
|
770 |
" [0x%08"FMT_PCIBUS"].\n", |
771 |
r->addr, r->addr + r->size - 1);
|
772 |
} |
773 |
} |
774 |
} |
775 |
monitor_printf(mon, " id \"%s\"\n", d->qdev.id ? d->qdev.id : ""); |
776 |
if (class == 0x0604 && d->config[0x19] != 0) { |
777 |
pci_for_each_device(d->config[0x19], pci_info_device);
|
778 |
} |
779 |
} |
780 |
|
781 |
void pci_for_each_device(int bus_num, void (*fn)(PCIDevice *d)) |
782 |
{ |
783 |
PCIBus *bus = first_bus; |
784 |
PCIDevice *d; |
785 |
int devfn;
|
786 |
|
787 |
while (bus && bus->bus_num != bus_num)
|
788 |
bus = bus->next; |
789 |
if (bus) {
|
790 |
for(devfn = 0; devfn < 256; devfn++) { |
791 |
d = bus->devices[devfn]; |
792 |
if (d)
|
793 |
fn(d); |
794 |
} |
795 |
} |
796 |
} |
797 |
|
798 |
void pci_info(Monitor *mon)
|
799 |
{ |
800 |
pci_for_each_device(0, pci_info_device);
|
801 |
} |
802 |
|
803 |
static const char * const pci_nic_models[] = { |
804 |
"ne2k_pci",
|
805 |
"i82551",
|
806 |
"i82557b",
|
807 |
"i82559er",
|
808 |
"rtl8139",
|
809 |
"e1000",
|
810 |
"pcnet",
|
811 |
"virtio",
|
812 |
NULL
|
813 |
}; |
814 |
|
815 |
static const char * const pci_nic_names[] = { |
816 |
"ne2k_pci",
|
817 |
"i82551",
|
818 |
"i82557b",
|
819 |
"i82559er",
|
820 |
"rtl8139",
|
821 |
"e1000",
|
822 |
"pcnet",
|
823 |
"virtio-net-pci",
|
824 |
NULL
|
825 |
}; |
826 |
|
827 |
/* Initialize a PCI NIC. */
|
828 |
/* FIXME callers should check for failure, but don't */
|
829 |
PCIDevice *pci_nic_init(NICInfo *nd, const char *default_model, |
830 |
const char *default_devaddr) |
831 |
{ |
832 |
const char *devaddr = nd->devaddr ? nd->devaddr : default_devaddr; |
833 |
PCIBus *bus; |
834 |
int devfn;
|
835 |
PCIDevice *pci_dev; |
836 |
DeviceState *dev; |
837 |
int i;
|
838 |
|
839 |
i = qemu_find_nic_model(nd, pci_nic_models, default_model); |
840 |
if (i < 0) |
841 |
return NULL; |
842 |
|
843 |
bus = pci_get_bus_devfn(&devfn, devaddr); |
844 |
if (!bus) {
|
845 |
qemu_error("Invalid PCI device address %s for device %s\n",
|
846 |
devaddr, pci_nic_names[i]); |
847 |
return NULL; |
848 |
} |
849 |
|
850 |
pci_dev = pci_create(bus, devfn, pci_nic_names[i]); |
851 |
dev = &pci_dev->qdev; |
852 |
if (nd->name)
|
853 |
dev->id = qemu_strdup(nd->name); |
854 |
qdev_set_nic_properties(dev, nd); |
855 |
if (qdev_init(dev) < 0) |
856 |
return NULL; |
857 |
return pci_dev;
|
858 |
} |
859 |
|
860 |
PCIDevice *pci_nic_init_nofail(NICInfo *nd, const char *default_model, |
861 |
const char *default_devaddr) |
862 |
{ |
863 |
PCIDevice *res; |
864 |
|
865 |
if (qemu_show_nic_models(nd->model, pci_nic_models))
|
866 |
exit(0);
|
867 |
|
868 |
res = pci_nic_init(nd, default_model, default_devaddr); |
869 |
if (!res)
|
870 |
exit(1);
|
871 |
return res;
|
872 |
} |
873 |
|
874 |
typedef struct { |
875 |
PCIDevice dev; |
876 |
PCIBus bus; |
877 |
uint32_t vid; |
878 |
uint32_t did; |
879 |
} PCIBridge; |
880 |
|
881 |
static void pci_bridge_write_config(PCIDevice *d, |
882 |
uint32_t address, uint32_t val, int len)
|
883 |
{ |
884 |
PCIBridge *s = (PCIBridge *)d; |
885 |
|
886 |
pci_default_write_config(d, address, val, len); |
887 |
s->bus.bus_num = d->config[PCI_SECONDARY_BUS]; |
888 |
} |
889 |
|
890 |
PCIBus *pci_find_bus(int bus_num)
|
891 |
{ |
892 |
PCIBus *bus = first_bus; |
893 |
|
894 |
while (bus && bus->bus_num != bus_num)
|
895 |
bus = bus->next; |
896 |
|
897 |
return bus;
|
898 |
} |
899 |
|
900 |
PCIDevice *pci_find_device(int bus_num, int slot, int function) |
901 |
{ |
902 |
PCIBus *bus = pci_find_bus(bus_num); |
903 |
|
904 |
if (!bus)
|
905 |
return NULL; |
906 |
|
907 |
return bus->devices[PCI_DEVFN(slot, function)];
|
908 |
} |
909 |
|
910 |
static int pci_bridge_initfn(PCIDevice *dev) |
911 |
{ |
912 |
PCIBridge *s = DO_UPCAST(PCIBridge, dev, dev); |
913 |
|
914 |
pci_config_set_vendor_id(s->dev.config, s->vid); |
915 |
pci_config_set_device_id(s->dev.config, s->did); |
916 |
|
917 |
/* TODO: intial value
|
918 |
* command register:
|
919 |
* According to PCI bridge spec, after reset
|
920 |
* bus master bit is off
|
921 |
* memory space enable bit is off
|
922 |
* According to manual (805-1251.pdf).(See abp_pbi.c for its links.)
|
923 |
* the reset value should be zero unless the boot pin is tied high
|
924 |
* (which is tru) and thus it should be PCI_COMMAND_MEMORY.
|
925 |
*
|
926 |
* For now, don't touch the value.
|
927 |
* Later command register will be set to zero and apb_pci.c will
|
928 |
* override the value.
|
929 |
* Same for latency timer, and multi function bit of header type.
|
930 |
*/
|
931 |
pci_set_word(dev->config + PCI_COMMAND, |
932 |
PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER); |
933 |
|
934 |
pci_set_word(dev->config + PCI_STATUS, |
935 |
PCI_STATUS_66MHZ | PCI_STATUS_FAST_BACK); |
936 |
pci_config_set_class(dev->config, PCI_CLASS_BRIDGE_PCI); |
937 |
dev->config[PCI_LATENCY_TIMER] = 0x10;
|
938 |
dev->config[PCI_HEADER_TYPE] = |
939 |
PCI_HEADER_TYPE_MULTI_FUNCTION | PCI_HEADER_TYPE_BRIDGE; |
940 |
pci_set_word(dev->config + PCI_SEC_STATUS, |
941 |
PCI_STATUS_66MHZ | PCI_STATUS_FAST_BACK); |
942 |
return 0; |
943 |
} |
944 |
|
945 |
PCIBus *pci_bridge_init(PCIBus *bus, int devfn, uint16_t vid, uint16_t did,
|
946 |
pci_map_irq_fn map_irq, const char *name) |
947 |
{ |
948 |
PCIDevice *dev; |
949 |
PCIBridge *s; |
950 |
|
951 |
dev = pci_create(bus, devfn, "pci-bridge");
|
952 |
qdev_prop_set_uint32(&dev->qdev, "vendorid", vid);
|
953 |
qdev_prop_set_uint32(&dev->qdev, "deviceid", did);
|
954 |
qdev_init_nofail(&dev->qdev); |
955 |
|
956 |
s = DO_UPCAST(PCIBridge, dev, dev); |
957 |
pci_register_secondary_bus(&s->bus, &s->dev, map_irq, name); |
958 |
return &s->bus;
|
959 |
} |
960 |
|
961 |
static int pci_qdev_init(DeviceState *qdev, DeviceInfo *base) |
962 |
{ |
963 |
PCIDevice *pci_dev = (PCIDevice *)qdev; |
964 |
PCIDeviceInfo *info = container_of(base, PCIDeviceInfo, qdev); |
965 |
PCIBus *bus; |
966 |
int devfn, rc;
|
967 |
|
968 |
bus = FROM_QBUS(PCIBus, qdev_get_parent_bus(qdev)); |
969 |
devfn = pci_dev->devfn; |
970 |
pci_dev = do_pci_register_device(pci_dev, bus, base->name, devfn, |
971 |
info->config_read, info->config_write); |
972 |
assert(pci_dev); |
973 |
rc = info->init(pci_dev); |
974 |
if (rc != 0) |
975 |
return rc;
|
976 |
if (qdev->hotplugged)
|
977 |
bus->hotplug(pci_dev, 1);
|
978 |
return 0; |
979 |
} |
980 |
|
981 |
static int pci_unplug_device(DeviceState *qdev) |
982 |
{ |
983 |
PCIDevice *dev = DO_UPCAST(PCIDevice, qdev, qdev); |
984 |
|
985 |
dev->bus->hotplug(dev, 0);
|
986 |
return 0; |
987 |
} |
988 |
|
989 |
void pci_qdev_register(PCIDeviceInfo *info)
|
990 |
{ |
991 |
info->qdev.init = pci_qdev_init; |
992 |
info->qdev.unplug = pci_unplug_device; |
993 |
info->qdev.exit = pci_unregister_device; |
994 |
info->qdev.bus_info = &pci_bus_info; |
995 |
qdev_register(&info->qdev); |
996 |
} |
997 |
|
998 |
void pci_qdev_register_many(PCIDeviceInfo *info)
|
999 |
{ |
1000 |
while (info->qdev.name) {
|
1001 |
pci_qdev_register(info); |
1002 |
info++; |
1003 |
} |
1004 |
} |
1005 |
|
1006 |
PCIDevice *pci_create(PCIBus *bus, int devfn, const char *name) |
1007 |
{ |
1008 |
DeviceState *dev; |
1009 |
|
1010 |
dev = qdev_create(&bus->qbus, name); |
1011 |
qdev_prop_set_uint32(dev, "addr", devfn);
|
1012 |
return DO_UPCAST(PCIDevice, qdev, dev);
|
1013 |
} |
1014 |
|
1015 |
PCIDevice *pci_create_simple(PCIBus *bus, int devfn, const char *name) |
1016 |
{ |
1017 |
PCIDevice *dev = pci_create(bus, devfn, name); |
1018 |
qdev_init_nofail(&dev->qdev); |
1019 |
return dev;
|
1020 |
} |
1021 |
|
1022 |
static int pci_find_space(PCIDevice *pdev, uint8_t size) |
1023 |
{ |
1024 |
int offset = PCI_CONFIG_HEADER_SIZE;
|
1025 |
int i;
|
1026 |
for (i = PCI_CONFIG_HEADER_SIZE; i < PCI_CONFIG_SPACE_SIZE; ++i)
|
1027 |
if (pdev->used[i])
|
1028 |
offset = i + 1;
|
1029 |
else if (i - offset + 1 == size) |
1030 |
return offset;
|
1031 |
return 0; |
1032 |
} |
1033 |
|
1034 |
static uint8_t pci_find_capability_list(PCIDevice *pdev, uint8_t cap_id,
|
1035 |
uint8_t *prev_p) |
1036 |
{ |
1037 |
uint8_t next, prev; |
1038 |
|
1039 |
if (!(pdev->config[PCI_STATUS] & PCI_STATUS_CAP_LIST))
|
1040 |
return 0; |
1041 |
|
1042 |
for (prev = PCI_CAPABILITY_LIST; (next = pdev->config[prev]);
|
1043 |
prev = next + PCI_CAP_LIST_NEXT) |
1044 |
if (pdev->config[next + PCI_CAP_LIST_ID] == cap_id)
|
1045 |
break;
|
1046 |
|
1047 |
if (prev_p)
|
1048 |
*prev_p = prev; |
1049 |
return next;
|
1050 |
} |
1051 |
|
1052 |
/* Reserve space and add capability to the linked list in pci config space */
|
1053 |
int pci_add_capability(PCIDevice *pdev, uint8_t cap_id, uint8_t size)
|
1054 |
{ |
1055 |
uint8_t offset = pci_find_space(pdev, size); |
1056 |
uint8_t *config = pdev->config + offset; |
1057 |
if (!offset)
|
1058 |
return -ENOSPC;
|
1059 |
config[PCI_CAP_LIST_ID] = cap_id; |
1060 |
config[PCI_CAP_LIST_NEXT] = pdev->config[PCI_CAPABILITY_LIST]; |
1061 |
pdev->config[PCI_CAPABILITY_LIST] = offset; |
1062 |
pdev->config[PCI_STATUS] |= PCI_STATUS_CAP_LIST; |
1063 |
memset(pdev->used + offset, 0xFF, size);
|
1064 |
/* Make capability read-only by default */
|
1065 |
memset(pdev->wmask + offset, 0, size);
|
1066 |
/* Check capability by default */
|
1067 |
memset(pdev->cmask + offset, 0xFF, size);
|
1068 |
return offset;
|
1069 |
} |
1070 |
|
1071 |
/* Unlink capability from the pci config space. */
|
1072 |
void pci_del_capability(PCIDevice *pdev, uint8_t cap_id, uint8_t size)
|
1073 |
{ |
1074 |
uint8_t prev, offset = pci_find_capability_list(pdev, cap_id, &prev); |
1075 |
if (!offset)
|
1076 |
return;
|
1077 |
pdev->config[prev] = pdev->config[offset + PCI_CAP_LIST_NEXT]; |
1078 |
/* Make capability writeable again */
|
1079 |
memset(pdev->wmask + offset, 0xff, size);
|
1080 |
/* Clear cmask as device-specific registers can't be checked */
|
1081 |
memset(pdev->cmask + offset, 0, size);
|
1082 |
memset(pdev->used + offset, 0, size);
|
1083 |
|
1084 |
if (!pdev->config[PCI_CAPABILITY_LIST])
|
1085 |
pdev->config[PCI_STATUS] &= ~PCI_STATUS_CAP_LIST; |
1086 |
} |
1087 |
|
1088 |
/* Reserve space for capability at a known offset (to call after load). */
|
1089 |
void pci_reserve_capability(PCIDevice *pdev, uint8_t offset, uint8_t size)
|
1090 |
{ |
1091 |
memset(pdev->used + offset, 0xff, size);
|
1092 |
} |
1093 |
|
1094 |
uint8_t pci_find_capability(PCIDevice *pdev, uint8_t cap_id) |
1095 |
{ |
1096 |
return pci_find_capability_list(pdev, cap_id, NULL); |
1097 |
} |
1098 |
|
1099 |
static void pcibus_dev_print(Monitor *mon, DeviceState *dev, int indent) |
1100 |
{ |
1101 |
PCIDevice *d = (PCIDevice *)dev; |
1102 |
const pci_class_desc *desc;
|
1103 |
char ctxt[64]; |
1104 |
PCIIORegion *r; |
1105 |
int i, class;
|
1106 |
|
1107 |
class = pci_get_word(d->config + PCI_CLASS_DEVICE); |
1108 |
desc = pci_class_descriptions; |
1109 |
while (desc->desc && class != desc->class)
|
1110 |
desc++; |
1111 |
if (desc->desc) {
|
1112 |
snprintf(ctxt, sizeof(ctxt), "%s", desc->desc); |
1113 |
} else {
|
1114 |
snprintf(ctxt, sizeof(ctxt), "Class %04x", class); |
1115 |
} |
1116 |
|
1117 |
monitor_printf(mon, "%*sclass %s, addr %02x:%02x.%x, "
|
1118 |
"pci id %04x:%04x (sub %04x:%04x)\n",
|
1119 |
indent, "", ctxt,
|
1120 |
d->bus->bus_num, PCI_SLOT(d->devfn), PCI_FUNC(d->devfn), |
1121 |
pci_get_word(d->config + PCI_VENDOR_ID), |
1122 |
pci_get_word(d->config + PCI_DEVICE_ID), |
1123 |
pci_get_word(d->config + PCI_SUBSYSTEM_VENDOR_ID), |
1124 |
pci_get_word(d->config + PCI_SUBSYSTEM_ID)); |
1125 |
for (i = 0; i < PCI_NUM_REGIONS; i++) { |
1126 |
r = &d->io_regions[i]; |
1127 |
if (!r->size)
|
1128 |
continue;
|
1129 |
monitor_printf(mon, "%*sbar %d: %s at 0x%"FMT_PCIBUS
|
1130 |
" [0x%"FMT_PCIBUS"]\n", |
1131 |
indent, "",
|
1132 |
i, r->type & PCI_BASE_ADDRESS_SPACE_IO ? "i/o" : "mem", |
1133 |
r->addr, r->addr + r->size - 1);
|
1134 |
} |
1135 |
} |
1136 |
|
1137 |
static PCIDeviceInfo bridge_info = {
|
1138 |
.qdev.name = "pci-bridge",
|
1139 |
.qdev.size = sizeof(PCIBridge),
|
1140 |
.init = pci_bridge_initfn, |
1141 |
.config_write = pci_bridge_write_config, |
1142 |
.qdev.props = (Property[]) { |
1143 |
DEFINE_PROP_HEX32("vendorid", PCIBridge, vid, 0), |
1144 |
DEFINE_PROP_HEX32("deviceid", PCIBridge, did, 0), |
1145 |
DEFINE_PROP_END_OF_LIST(), |
1146 |
} |
1147 |
}; |
1148 |
|
1149 |
static void pci_register_devices(void) |
1150 |
{ |
1151 |
pci_qdev_register(&bridge_info); |
1152 |
} |
1153 |
|
1154 |
device_init(pci_register_devices) |