Statistics
| Branch: | Revision:

root / target-i386 / op.c @ 8f091a59

History | View | Annotate | Download (40.9 kB)

1
/*
2
 *  i386 micro operations
3
 * 
4
 *  Copyright (c) 2003 Fabrice Bellard
5
 *
6
 * This library is free software; you can redistribute it and/or
7
 * modify it under the terms of the GNU Lesser General Public
8
 * License as published by the Free Software Foundation; either
9
 * version 2 of the License, or (at your option) any later version.
10
 *
11
 * This library is distributed in the hope that it will be useful,
12
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
 * Lesser General Public License for more details.
15
 *
16
 * You should have received a copy of the GNU Lesser General Public
17
 * License along with this library; if not, write to the Free Software
18
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19
 */
20

    
21
#define ASM_SOFTMMU
22
#include "exec.h"
23

    
24
/* n must be a constant to be efficient */
25
static inline target_long lshift(target_long x, int n)
26
{
27
    if (n >= 0)
28
        return x << n;
29
    else
30
        return x >> (-n);
31
}
32

    
33
/* we define the various pieces of code used by the JIT */
34

    
35
#define REG EAX
36
#define REGNAME _EAX
37
#include "opreg_template.h"
38
#undef REG
39
#undef REGNAME
40

    
41
#define REG ECX
42
#define REGNAME _ECX
43
#include "opreg_template.h"
44
#undef REG
45
#undef REGNAME
46

    
47
#define REG EDX
48
#define REGNAME _EDX
49
#include "opreg_template.h"
50
#undef REG
51
#undef REGNAME
52

    
53
#define REG EBX
54
#define REGNAME _EBX
55
#include "opreg_template.h"
56
#undef REG
57
#undef REGNAME
58

    
59
#define REG ESP
60
#define REGNAME _ESP
61
#include "opreg_template.h"
62
#undef REG
63
#undef REGNAME
64

    
65
#define REG EBP
66
#define REGNAME _EBP
67
#include "opreg_template.h"
68
#undef REG
69
#undef REGNAME
70

    
71
#define REG ESI
72
#define REGNAME _ESI
73
#include "opreg_template.h"
74
#undef REG
75
#undef REGNAME
76

    
77
#define REG EDI
78
#define REGNAME _EDI
79
#include "opreg_template.h"
80
#undef REG
81
#undef REGNAME
82

    
83
#ifdef TARGET_X86_64
84

    
85
#define REG (env->regs[8])
86
#define REGNAME _R8
87
#include "opreg_template.h"
88
#undef REG
89
#undef REGNAME
90

    
91
#define REG (env->regs[9])
92
#define REGNAME _R9
93
#include "opreg_template.h"
94
#undef REG
95
#undef REGNAME
96

    
97
#define REG (env->regs[10])
98
#define REGNAME _R10
99
#include "opreg_template.h"
100
#undef REG
101
#undef REGNAME
102

    
103
#define REG (env->regs[11])
104
#define REGNAME _R11
105
#include "opreg_template.h"
106
#undef REG
107
#undef REGNAME
108

    
109
#define REG (env->regs[12])
110
#define REGNAME _R12
111
#include "opreg_template.h"
112
#undef REG
113
#undef REGNAME
114

    
115
#define REG (env->regs[13])
116
#define REGNAME _R13
117
#include "opreg_template.h"
118
#undef REG
119
#undef REGNAME
120

    
121
#define REG (env->regs[14])
122
#define REGNAME _R14
123
#include "opreg_template.h"
124
#undef REG
125
#undef REGNAME
126

    
127
#define REG (env->regs[15])
128
#define REGNAME _R15
129
#include "opreg_template.h"
130
#undef REG
131
#undef REGNAME
132

    
133
#endif
134

    
135
/* operations with flags */
136

    
137
/* update flags with T0 and T1 (add/sub case) */
138
void OPPROTO op_update2_cc(void)
139
{
140
    CC_SRC = T1;
141
    CC_DST = T0;
142
}
143

    
144
/* update flags with T0 (logic operation case) */
145
void OPPROTO op_update1_cc(void)
146
{
147
    CC_DST = T0;
148
}
149

    
150
void OPPROTO op_update_neg_cc(void)
151
{
152
    CC_SRC = -T0;
153
    CC_DST = T0;
154
}
155

    
156
void OPPROTO op_cmpl_T0_T1_cc(void)
157
{
158
    CC_SRC = T1;
159
    CC_DST = T0 - T1;
160
}
161

    
162
void OPPROTO op_update_inc_cc(void)
163
{
164
    CC_SRC = cc_table[CC_OP].compute_c();
165
    CC_DST = T0;
166
}
167

    
168
void OPPROTO op_testl_T0_T1_cc(void)
169
{
170
    CC_DST = T0 & T1;
171
}
172

    
173
/* operations without flags */
174

    
175
void OPPROTO op_addl_T0_T1(void)
176
{
177
    T0 += T1;
178
}
179

    
180
void OPPROTO op_orl_T0_T1(void)
181
{
182
    T0 |= T1;
183
}
184

    
185
void OPPROTO op_andl_T0_T1(void)
186
{
187
    T0 &= T1;
188
}
189

    
190
void OPPROTO op_subl_T0_T1(void)
191
{
192
    T0 -= T1;
193
}
194

    
195
void OPPROTO op_xorl_T0_T1(void)
196
{
197
    T0 ^= T1;
198
}
199

    
200
void OPPROTO op_negl_T0(void)
201
{
202
    T0 = -T0;
203
}
204

    
205
void OPPROTO op_incl_T0(void)
206
{
207
    T0++;
208
}
209

    
210
void OPPROTO op_decl_T0(void)
211
{
212
    T0--;
213
}
214

    
215
void OPPROTO op_notl_T0(void)
216
{
217
    T0 = ~T0;
218
}
219

    
220
void OPPROTO op_bswapl_T0(void)
221
{
222
    T0 = bswap32(T0);
223
}
224

    
225
#ifdef TARGET_X86_64
226
void OPPROTO op_bswapq_T0(void)
227
{
228
    T0 = bswap64(T0);
229
}
230
#endif
231

    
232
/* multiply/divide */
233

    
234
/* XXX: add eflags optimizations */
235
/* XXX: add non P4 style flags */
236

    
237
void OPPROTO op_mulb_AL_T0(void)
238
{
239
    unsigned int res;
240
    res = (uint8_t)EAX * (uint8_t)T0;
241
    EAX = (EAX & ~0xffff) | res;
242
    CC_DST = res;
243
    CC_SRC = (res & 0xff00);
244
}
245

    
246
void OPPROTO op_imulb_AL_T0(void)
247
{
248
    int res;
249
    res = (int8_t)EAX * (int8_t)T0;
250
    EAX = (EAX & ~0xffff) | (res & 0xffff);
251
    CC_DST = res;
252
    CC_SRC = (res != (int8_t)res);
253
}
254

    
255
void OPPROTO op_mulw_AX_T0(void)
256
{
257
    unsigned int res;
258
    res = (uint16_t)EAX * (uint16_t)T0;
259
    EAX = (EAX & ~0xffff) | (res & 0xffff);
260
    EDX = (EDX & ~0xffff) | ((res >> 16) & 0xffff);
261
    CC_DST = res;
262
    CC_SRC = res >> 16;
263
}
264

    
265
void OPPROTO op_imulw_AX_T0(void)
266
{
267
    int res;
268
    res = (int16_t)EAX * (int16_t)T0;
269
    EAX = (EAX & ~0xffff) | (res & 0xffff);
270
    EDX = (EDX & ~0xffff) | ((res >> 16) & 0xffff);
271
    CC_DST = res;
272
    CC_SRC = (res != (int16_t)res);
273
}
274

    
275
void OPPROTO op_mull_EAX_T0(void)
276
{
277
    uint64_t res;
278
    res = (uint64_t)((uint32_t)EAX) * (uint64_t)((uint32_t)T0);
279
    EAX = (uint32_t)res;
280
    EDX = (uint32_t)(res >> 32);
281
    CC_DST = (uint32_t)res;
282
    CC_SRC = (uint32_t)(res >> 32);
283
}
284

    
285
void OPPROTO op_imull_EAX_T0(void)
286
{
287
    int64_t res;
288
    res = (int64_t)((int32_t)EAX) * (int64_t)((int32_t)T0);
289
    EAX = (uint32_t)(res);
290
    EDX = (uint32_t)(res >> 32);
291
    CC_DST = res;
292
    CC_SRC = (res != (int32_t)res);
293
}
294

    
295
void OPPROTO op_imulw_T0_T1(void)
296
{
297
    int res;
298
    res = (int16_t)T0 * (int16_t)T1;
299
    T0 = res;
300
    CC_DST = res;
301
    CC_SRC = (res != (int16_t)res);
302
}
303

    
304
void OPPROTO op_imull_T0_T1(void)
305
{
306
    int64_t res;
307
    res = (int64_t)((int32_t)T0) * (int64_t)((int32_t)T1);
308
    T0 = res;
309
    CC_DST = res;
310
    CC_SRC = (res != (int32_t)res);
311
}
312

    
313
#ifdef TARGET_X86_64
314
void OPPROTO op_mulq_EAX_T0(void)
315
{
316
    helper_mulq_EAX_T0();
317
}
318

    
319
void OPPROTO op_imulq_EAX_T0(void)
320
{
321
    helper_imulq_EAX_T0();
322
}
323

    
324
void OPPROTO op_imulq_T0_T1(void)
325
{
326
    helper_imulq_T0_T1();
327
}
328
#endif
329

    
330
/* division, flags are undefined */
331
/* XXX: add exceptions for overflow */
332

    
333
void OPPROTO op_divb_AL_T0(void)
334
{
335
    unsigned int num, den, q, r;
336

    
337
    num = (EAX & 0xffff);
338
    den = (T0 & 0xff);
339
    if (den == 0) {
340
        raise_exception(EXCP00_DIVZ);
341
    }
342
    q = (num / den) & 0xff;
343
    r = (num % den) & 0xff;
344
    EAX = (EAX & ~0xffff) | (r << 8) | q;
345
}
346

    
347
void OPPROTO op_idivb_AL_T0(void)
348
{
349
    int num, den, q, r;
350

    
351
    num = (int16_t)EAX;
352
    den = (int8_t)T0;
353
    if (den == 0) {
354
        raise_exception(EXCP00_DIVZ);
355
    }
356
    q = (num / den) & 0xff;
357
    r = (num % den) & 0xff;
358
    EAX = (EAX & ~0xffff) | (r << 8) | q;
359
}
360

    
361
void OPPROTO op_divw_AX_T0(void)
362
{
363
    unsigned int num, den, q, r;
364

    
365
    num = (EAX & 0xffff) | ((EDX & 0xffff) << 16);
366
    den = (T0 & 0xffff);
367
    if (den == 0) {
368
        raise_exception(EXCP00_DIVZ);
369
    }
370
    q = (num / den) & 0xffff;
371
    r = (num % den) & 0xffff;
372
    EAX = (EAX & ~0xffff) | q;
373
    EDX = (EDX & ~0xffff) | r;
374
}
375

    
376
void OPPROTO op_idivw_AX_T0(void)
377
{
378
    int num, den, q, r;
379

    
380
    num = (EAX & 0xffff) | ((EDX & 0xffff) << 16);
381
    den = (int16_t)T0;
382
    if (den == 0) {
383
        raise_exception(EXCP00_DIVZ);
384
    }
385
    q = (num / den) & 0xffff;
386
    r = (num % den) & 0xffff;
387
    EAX = (EAX & ~0xffff) | q;
388
    EDX = (EDX & ~0xffff) | r;
389
}
390

    
391
void OPPROTO op_divl_EAX_T0(void)
392
{
393
    helper_divl_EAX_T0();
394
}
395

    
396
void OPPROTO op_idivl_EAX_T0(void)
397
{
398
    helper_idivl_EAX_T0();
399
}
400

    
401
#ifdef TARGET_X86_64
402
void OPPROTO op_divq_EAX_T0(void)
403
{
404
    helper_divq_EAX_T0();
405
}
406

    
407
void OPPROTO op_idivq_EAX_T0(void)
408
{
409
    helper_idivq_EAX_T0();
410
}
411
#endif
412

    
413
/* constant load & misc op */
414

    
415
/* XXX: consistent names */
416
void OPPROTO op_movl_T0_imu(void)
417
{
418
    T0 = (uint32_t)PARAM1;
419
}
420

    
421
void OPPROTO op_movl_T0_im(void)
422
{
423
    T0 = (int32_t)PARAM1;
424
}
425

    
426
void OPPROTO op_addl_T0_im(void)
427
{
428
    T0 += PARAM1;
429
}
430

    
431
void OPPROTO op_andl_T0_ffff(void)
432
{
433
    T0 = T0 & 0xffff;
434
}
435

    
436
void OPPROTO op_andl_T0_im(void)
437
{
438
    T0 = T0 & PARAM1;
439
}
440

    
441
void OPPROTO op_movl_T0_T1(void)
442
{
443
    T0 = T1;
444
}
445

    
446
void OPPROTO op_movl_T1_imu(void)
447
{
448
    T1 = (uint32_t)PARAM1;
449
}
450

    
451
void OPPROTO op_movl_T1_im(void)
452
{
453
    T1 = (int32_t)PARAM1;
454
}
455

    
456
void OPPROTO op_addl_T1_im(void)
457
{
458
    T1 += PARAM1;
459
}
460

    
461
void OPPROTO op_movl_T1_A0(void)
462
{
463
    T1 = A0;
464
}
465

    
466
void OPPROTO op_movl_A0_im(void)
467
{
468
    A0 = (uint32_t)PARAM1;
469
}
470

    
471
void OPPROTO op_addl_A0_im(void)
472
{
473
    A0 = (uint32_t)(A0 + PARAM1);
474
}
475

    
476
void OPPROTO op_movl_A0_seg(void)
477
{
478
    A0 = (uint32_t)*(target_ulong *)((char *)env + PARAM1);
479
}
480

    
481
void OPPROTO op_addl_A0_seg(void)
482
{
483
    A0 = (uint32_t)(A0 + *(target_ulong *)((char *)env + PARAM1));
484
}
485

    
486
void OPPROTO op_addl_A0_AL(void)
487
{
488
    A0 = (uint32_t)(A0 + (EAX & 0xff));
489
}
490

    
491
#ifdef WORDS_BIGENDIAN
492
typedef union UREG64 {
493
    struct { uint16_t v3, v2, v1, v0; } w;
494
    struct { uint32_t v1, v0; } l;
495
    uint64_t q;
496
} UREG64;
497
#else
498
typedef union UREG64 {
499
    struct { uint16_t v0, v1, v2, v3; } w;
500
    struct { uint32_t v0, v1; } l;
501
    uint64_t q;
502
} UREG64;
503
#endif
504

    
505
#ifdef TARGET_X86_64
506

    
507
#define PARAMQ1 \
508
({\
509
    UREG64 __p;\
510
    __p.l.v1 = PARAM1;\
511
    __p.l.v0 = PARAM2;\
512
    __p.q;\
513
}) 
514

    
515
void OPPROTO op_movq_T0_im64(void)
516
{
517
    T0 = PARAMQ1;
518
}
519

    
520
void OPPROTO op_movq_T1_im64(void)
521
{
522
    T1 = PARAMQ1;
523
}
524

    
525
void OPPROTO op_movq_A0_im(void)
526
{
527
    A0 = (int32_t)PARAM1;
528
}
529

    
530
void OPPROTO op_movq_A0_im64(void)
531
{
532
    A0 = PARAMQ1;
533
}
534

    
535
void OPPROTO op_addq_A0_im(void)
536
{
537
    A0 = (A0 + (int32_t)PARAM1);
538
}
539

    
540
void OPPROTO op_addq_A0_im64(void)
541
{
542
    A0 = (A0 + PARAMQ1);
543
}
544

    
545
void OPPROTO op_movq_A0_seg(void)
546
{
547
    A0 = *(target_ulong *)((char *)env + PARAM1);
548
}
549

    
550
void OPPROTO op_addq_A0_seg(void)
551
{
552
    A0 += *(target_ulong *)((char *)env + PARAM1);
553
}
554

    
555
void OPPROTO op_addq_A0_AL(void)
556
{
557
    A0 = (A0 + (EAX & 0xff));
558
}
559

    
560
#endif
561

    
562
void OPPROTO op_andl_A0_ffff(void)
563
{
564
    A0 = A0 & 0xffff;
565
}
566

    
567
/* memory access */
568

    
569
#define MEMSUFFIX _raw
570
#include "ops_mem.h"
571

    
572
#if !defined(CONFIG_USER_ONLY)
573
#define MEMSUFFIX _kernel
574
#include "ops_mem.h"
575

    
576
#define MEMSUFFIX _user
577
#include "ops_mem.h"
578
#endif
579

    
580
/* indirect jump */
581

    
582
void OPPROTO op_jmp_T0(void)
583
{
584
    EIP = T0;
585
}
586

    
587
void OPPROTO op_movl_eip_im(void)
588
{
589
    EIP = (uint32_t)PARAM1;
590
}
591

    
592
#ifdef TARGET_X86_64
593
void OPPROTO op_movq_eip_im(void)
594
{
595
    EIP = (int32_t)PARAM1;
596
}
597

    
598
void OPPROTO op_movq_eip_im64(void)
599
{
600
    EIP = PARAMQ1;
601
}
602
#endif
603

    
604
void OPPROTO op_hlt(void)
605
{
606
    env->hflags &= ~HF_INHIBIT_IRQ_MASK; /* needed if sti is just before */
607
    env->exception_index = EXCP_HLT;
608
    cpu_loop_exit();
609
}
610

    
611
void OPPROTO op_debug(void)
612
{
613
    env->exception_index = EXCP_DEBUG;
614
    cpu_loop_exit();
615
}
616

    
617
void OPPROTO op_raise_interrupt(void)
618
{
619
    int intno, next_eip_addend;
620
    intno = PARAM1;
621
    next_eip_addend = PARAM2;
622
    raise_interrupt(intno, 1, 0, next_eip_addend);
623
}
624

    
625
void OPPROTO op_raise_exception(void)
626
{
627
    int exception_index;
628
    exception_index = PARAM1;
629
    raise_exception(exception_index);
630
}
631

    
632
void OPPROTO op_into(void)
633
{
634
    int eflags;
635
    eflags = cc_table[CC_OP].compute_all();
636
    if (eflags & CC_O) {
637
        raise_interrupt(EXCP04_INTO, 1, 0, PARAM1);
638
    }
639
    FORCE_RET();
640
}
641

    
642
void OPPROTO op_cli(void)
643
{
644
    env->eflags &= ~IF_MASK;
645
}
646

    
647
void OPPROTO op_sti(void)
648
{
649
    env->eflags |= IF_MASK;
650
}
651

    
652
void OPPROTO op_set_inhibit_irq(void)
653
{
654
    env->hflags |= HF_INHIBIT_IRQ_MASK;
655
}
656

    
657
void OPPROTO op_reset_inhibit_irq(void)
658
{
659
    env->hflags &= ~HF_INHIBIT_IRQ_MASK;
660
}
661

    
662
#if 0
663
/* vm86plus instructions */
664
void OPPROTO op_cli_vm(void)
665
{
666
    env->eflags &= ~VIF_MASK;
667
}
668

669
void OPPROTO op_sti_vm(void)
670
{
671
    env->eflags |= VIF_MASK;
672
    if (env->eflags & VIP_MASK) {
673
        EIP = PARAM1;
674
        raise_exception(EXCP0D_GPF);
675
    }
676
    FORCE_RET();
677
}
678
#endif
679

    
680
void OPPROTO op_boundw(void)
681
{
682
    int low, high, v;
683
    low = ldsw(A0);
684
    high = ldsw(A0 + 2);
685
    v = (int16_t)T0;
686
    if (v < low || v > high) {
687
        raise_exception(EXCP05_BOUND);
688
    }
689
    FORCE_RET();
690
}
691

    
692
void OPPROTO op_boundl(void)
693
{
694
    int low, high, v;
695
    low = ldl(A0);
696
    high = ldl(A0 + 4);
697
    v = T0;
698
    if (v < low || v > high) {
699
        raise_exception(EXCP05_BOUND);
700
    }
701
    FORCE_RET();
702
}
703

    
704
void OPPROTO op_cmpxchg8b(void)
705
{
706
    helper_cmpxchg8b();
707
}
708

    
709
void OPPROTO op_movl_T0_0(void)
710
{
711
    T0 = 0;
712
}
713

    
714
void OPPROTO op_exit_tb(void)
715
{
716
    EXIT_TB();
717
}
718

    
719
/* multiple size ops */
720

    
721
#define ldul ldl
722

    
723
#define SHIFT 0
724
#include "ops_template.h"
725
#undef SHIFT
726

    
727
#define SHIFT 1
728
#include "ops_template.h"
729
#undef SHIFT
730

    
731
#define SHIFT 2
732
#include "ops_template.h"
733
#undef SHIFT
734

    
735
#ifdef TARGET_X86_64
736

    
737
#define SHIFT 3
738
#include "ops_template.h"
739
#undef SHIFT
740

    
741
#endif
742

    
743
/* sign extend */
744

    
745
void OPPROTO op_movsbl_T0_T0(void)
746
{
747
    T0 = (int8_t)T0;
748
}
749

    
750
void OPPROTO op_movzbl_T0_T0(void)
751
{
752
    T0 = (uint8_t)T0;
753
}
754

    
755
void OPPROTO op_movswl_T0_T0(void)
756
{
757
    T0 = (int16_t)T0;
758
}
759

    
760
void OPPROTO op_movzwl_T0_T0(void)
761
{
762
    T0 = (uint16_t)T0;
763
}
764

    
765
void OPPROTO op_movswl_EAX_AX(void)
766
{
767
    EAX = (int16_t)EAX;
768
}
769

    
770
#ifdef TARGET_X86_64
771
void OPPROTO op_movslq_T0_T0(void)
772
{
773
    T0 = (int32_t)T0;
774
}
775

    
776
void OPPROTO op_movslq_RAX_EAX(void)
777
{
778
    EAX = (int32_t)EAX;
779
}
780
#endif
781

    
782
void OPPROTO op_movsbw_AX_AL(void)
783
{
784
    EAX = (EAX & ~0xffff) | ((int8_t)EAX & 0xffff);
785
}
786

    
787
void OPPROTO op_movslq_EDX_EAX(void)
788
{
789
    EDX = (int32_t)EAX >> 31;
790
}
791

    
792
void OPPROTO op_movswl_DX_AX(void)
793
{
794
    EDX = (EDX & ~0xffff) | (((int16_t)EAX >> 15) & 0xffff);
795
}
796

    
797
#ifdef TARGET_X86_64
798
void OPPROTO op_movsqo_RDX_RAX(void)
799
{
800
    EDX = (int64_t)EAX >> 63;
801
}
802
#endif
803

    
804
/* string ops helpers */
805

    
806
void OPPROTO op_addl_ESI_T0(void)
807
{
808
    ESI = (uint32_t)(ESI + T0);
809
}
810

    
811
void OPPROTO op_addw_ESI_T0(void)
812
{
813
    ESI = (ESI & ~0xffff) | ((ESI + T0) & 0xffff);
814
}
815

    
816
void OPPROTO op_addl_EDI_T0(void)
817
{
818
    EDI = (uint32_t)(EDI + T0);
819
}
820

    
821
void OPPROTO op_addw_EDI_T0(void)
822
{
823
    EDI = (EDI & ~0xffff) | ((EDI + T0) & 0xffff);
824
}
825

    
826
void OPPROTO op_decl_ECX(void)
827
{
828
    ECX = (uint32_t)(ECX - 1);
829
}
830

    
831
void OPPROTO op_decw_ECX(void)
832
{
833
    ECX = (ECX & ~0xffff) | ((ECX - 1) & 0xffff);
834
}
835

    
836
#ifdef TARGET_X86_64
837
void OPPROTO op_addq_ESI_T0(void)
838
{
839
    ESI = (ESI + T0);
840
}
841

    
842
void OPPROTO op_addq_EDI_T0(void)
843
{
844
    EDI = (EDI + T0);
845
}
846

    
847
void OPPROTO op_decq_ECX(void)
848
{
849
    ECX--;
850
}
851
#endif
852

    
853
/* push/pop utils */
854

    
855
void op_addl_A0_SS(void)
856
{
857
    A0 += (long)env->segs[R_SS].base;
858
}
859

    
860
void op_subl_A0_2(void)
861
{
862
    A0 = (uint32_t)(A0 - 2);
863
}
864

    
865
void op_subl_A0_4(void)
866
{
867
    A0 = (uint32_t)(A0 - 4);
868
}
869

    
870
void op_addl_ESP_4(void)
871
{
872
    ESP = (uint32_t)(ESP + 4);
873
}
874

    
875
void op_addl_ESP_2(void)
876
{
877
    ESP = (uint32_t)(ESP + 2);
878
}
879

    
880
void op_addw_ESP_4(void)
881
{
882
    ESP = (ESP & ~0xffff) | ((ESP + 4) & 0xffff);
883
}
884

    
885
void op_addw_ESP_2(void)
886
{
887
    ESP = (ESP & ~0xffff) | ((ESP + 2) & 0xffff);
888
}
889

    
890
void op_addl_ESP_im(void)
891
{
892
    ESP = (uint32_t)(ESP + PARAM1);
893
}
894

    
895
void op_addw_ESP_im(void)
896
{
897
    ESP = (ESP & ~0xffff) | ((ESP + PARAM1) & 0xffff);
898
}
899

    
900
#ifdef TARGET_X86_64
901
void op_subq_A0_2(void)
902
{
903
    A0 -= 2;
904
}
905

    
906
void op_subq_A0_8(void)
907
{
908
    A0 -= 8;
909
}
910

    
911
void op_addq_ESP_8(void)
912
{
913
    ESP += 8;
914
}
915

    
916
void op_addq_ESP_im(void)
917
{
918
    ESP += PARAM1;
919
}
920
#endif
921

    
922
void OPPROTO op_rdtsc(void)
923
{
924
    helper_rdtsc();
925
}
926

    
927
void OPPROTO op_cpuid(void)
928
{
929
    helper_cpuid();
930
}
931

    
932
void OPPROTO op_enter_level(void)
933
{
934
    helper_enter_level(PARAM1, PARAM2);
935
}
936

    
937
#ifdef TARGET_X86_64
938
void OPPROTO op_enter64_level(void)
939
{
940
    helper_enter64_level(PARAM1, PARAM2);
941
}
942
#endif
943

    
944
void OPPROTO op_sysenter(void)
945
{
946
    helper_sysenter();
947
}
948

    
949
void OPPROTO op_sysexit(void)
950
{
951
    helper_sysexit();
952
}
953

    
954
#ifdef TARGET_X86_64
955
void OPPROTO op_syscall(void)
956
{
957
    helper_syscall(PARAM1);
958
}
959

    
960
void OPPROTO op_sysret(void)
961
{
962
    helper_sysret(PARAM1);
963
}
964
#endif
965

    
966
void OPPROTO op_rdmsr(void)
967
{
968
    helper_rdmsr();
969
}
970

    
971
void OPPROTO op_wrmsr(void)
972
{
973
    helper_wrmsr();
974
}
975

    
976
/* bcd */
977

    
978
/* XXX: exception */
979
void OPPROTO op_aam(void)
980
{
981
    int base = PARAM1;
982
    int al, ah;
983
    al = EAX & 0xff;
984
    ah = al / base;
985
    al = al % base;
986
    EAX = (EAX & ~0xffff) | al | (ah << 8);
987
    CC_DST = al;
988
}
989

    
990
void OPPROTO op_aad(void)
991
{
992
    int base = PARAM1;
993
    int al, ah;
994
    al = EAX & 0xff;
995
    ah = (EAX >> 8) & 0xff;
996
    al = ((ah * base) + al) & 0xff;
997
    EAX = (EAX & ~0xffff) | al;
998
    CC_DST = al;
999
}
1000

    
1001
void OPPROTO op_aaa(void)
1002
{
1003
    int icarry;
1004
    int al, ah, af;
1005
    int eflags;
1006

    
1007
    eflags = cc_table[CC_OP].compute_all();
1008
    af = eflags & CC_A;
1009
    al = EAX & 0xff;
1010
    ah = (EAX >> 8) & 0xff;
1011

    
1012
    icarry = (al > 0xf9);
1013
    if (((al & 0x0f) > 9 ) || af) {
1014
        al = (al + 6) & 0x0f;
1015
        ah = (ah + 1 + icarry) & 0xff;
1016
        eflags |= CC_C | CC_A;
1017
    } else {
1018
        eflags &= ~(CC_C | CC_A);
1019
        al &= 0x0f;
1020
    }
1021
    EAX = (EAX & ~0xffff) | al | (ah << 8);
1022
    CC_SRC = eflags;
1023
}
1024

    
1025
void OPPROTO op_aas(void)
1026
{
1027
    int icarry;
1028
    int al, ah, af;
1029
    int eflags;
1030

    
1031
    eflags = cc_table[CC_OP].compute_all();
1032
    af = eflags & CC_A;
1033
    al = EAX & 0xff;
1034
    ah = (EAX >> 8) & 0xff;
1035

    
1036
    icarry = (al < 6);
1037
    if (((al & 0x0f) > 9 ) || af) {
1038
        al = (al - 6) & 0x0f;
1039
        ah = (ah - 1 - icarry) & 0xff;
1040
        eflags |= CC_C | CC_A;
1041
    } else {
1042
        eflags &= ~(CC_C | CC_A);
1043
        al &= 0x0f;
1044
    }
1045
    EAX = (EAX & ~0xffff) | al | (ah << 8);
1046
    CC_SRC = eflags;
1047
}
1048

    
1049
void OPPROTO op_daa(void)
1050
{
1051
    int al, af, cf;
1052
    int eflags;
1053

    
1054
    eflags = cc_table[CC_OP].compute_all();
1055
    cf = eflags & CC_C;
1056
    af = eflags & CC_A;
1057
    al = EAX & 0xff;
1058

    
1059
    eflags = 0;
1060
    if (((al & 0x0f) > 9 ) || af) {
1061
        al = (al + 6) & 0xff;
1062
        eflags |= CC_A;
1063
    }
1064
    if ((al > 0x9f) || cf) {
1065
        al = (al + 0x60) & 0xff;
1066
        eflags |= CC_C;
1067
    }
1068
    EAX = (EAX & ~0xff) | al;
1069
    /* well, speed is not an issue here, so we compute the flags by hand */
1070
    eflags |= (al == 0) << 6; /* zf */
1071
    eflags |= parity_table[al]; /* pf */
1072
    eflags |= (al & 0x80); /* sf */
1073
    CC_SRC = eflags;
1074
}
1075

    
1076
void OPPROTO op_das(void)
1077
{
1078
    int al, al1, af, cf;
1079
    int eflags;
1080

    
1081
    eflags = cc_table[CC_OP].compute_all();
1082
    cf = eflags & CC_C;
1083
    af = eflags & CC_A;
1084
    al = EAX & 0xff;
1085

    
1086
    eflags = 0;
1087
    al1 = al;
1088
    if (((al & 0x0f) > 9 ) || af) {
1089
        eflags |= CC_A;
1090
        if (al < 6 || cf)
1091
            eflags |= CC_C;
1092
        al = (al - 6) & 0xff;
1093
    }
1094
    if ((al1 > 0x99) || cf) {
1095
        al = (al - 0x60) & 0xff;
1096
        eflags |= CC_C;
1097
    }
1098
    EAX = (EAX & ~0xff) | al;
1099
    /* well, speed is not an issue here, so we compute the flags by hand */
1100
    eflags |= (al == 0) << 6; /* zf */
1101
    eflags |= parity_table[al]; /* pf */
1102
    eflags |= (al & 0x80); /* sf */
1103
    CC_SRC = eflags;
1104
}
1105

    
1106
/* segment handling */
1107

    
1108
/* never use it with R_CS */
1109
void OPPROTO op_movl_seg_T0(void)
1110
{
1111
    load_seg(PARAM1, T0);
1112
}
1113

    
1114
/* faster VM86 version */
1115
void OPPROTO op_movl_seg_T0_vm(void)
1116
{
1117
    int selector;
1118
    SegmentCache *sc;
1119
    
1120
    selector = T0 & 0xffff;
1121
    /* env->segs[] access */
1122
    sc = (SegmentCache *)((char *)env + PARAM1);
1123
    sc->selector = selector;
1124
    sc->base = (selector << 4);
1125
}
1126

    
1127
void OPPROTO op_movl_T0_seg(void)
1128
{
1129
    T0 = env->segs[PARAM1].selector;
1130
}
1131

    
1132
void OPPROTO op_lsl(void)
1133
{
1134
    helper_lsl();
1135
}
1136

    
1137
void OPPROTO op_lar(void)
1138
{
1139
    helper_lar();
1140
}
1141

    
1142
void OPPROTO op_verr(void)
1143
{
1144
    helper_verr();
1145
}
1146

    
1147
void OPPROTO op_verw(void)
1148
{
1149
    helper_verw();
1150
}
1151

    
1152
void OPPROTO op_arpl(void)
1153
{
1154
    if ((T0 & 3) < (T1 & 3)) {
1155
        /* XXX: emulate bug or 0xff3f0000 oring as in bochs ? */
1156
        T0 = (T0 & ~3) | (T1 & 3);
1157
        T1 = CC_Z;
1158
   } else {
1159
        T1 = 0;
1160
    }
1161
    FORCE_RET();
1162
}
1163
            
1164
void OPPROTO op_arpl_update(void)
1165
{
1166
    int eflags;
1167
    eflags = cc_table[CC_OP].compute_all();
1168
    CC_SRC = (eflags & ~CC_Z) | T1;
1169
}
1170
    
1171
/* T0: segment, T1:eip */
1172
void OPPROTO op_ljmp_protected_T0_T1(void)
1173
{
1174
    helper_ljmp_protected_T0_T1(PARAM1);
1175
}
1176

    
1177
void OPPROTO op_lcall_real_T0_T1(void)
1178
{
1179
    helper_lcall_real_T0_T1(PARAM1, PARAM2);
1180
}
1181

    
1182
void OPPROTO op_lcall_protected_T0_T1(void)
1183
{
1184
    helper_lcall_protected_T0_T1(PARAM1, PARAM2);
1185
}
1186

    
1187
void OPPROTO op_iret_real(void)
1188
{
1189
    helper_iret_real(PARAM1);
1190
}
1191

    
1192
void OPPROTO op_iret_protected(void)
1193
{
1194
    helper_iret_protected(PARAM1, PARAM2);
1195
}
1196

    
1197
void OPPROTO op_lret_protected(void)
1198
{
1199
    helper_lret_protected(PARAM1, PARAM2);
1200
}
1201

    
1202
void OPPROTO op_lldt_T0(void)
1203
{
1204
    helper_lldt_T0();
1205
}
1206

    
1207
void OPPROTO op_ltr_T0(void)
1208
{
1209
    helper_ltr_T0();
1210
}
1211

    
1212
/* CR registers access */
1213
void OPPROTO op_movl_crN_T0(void)
1214
{
1215
    helper_movl_crN_T0(PARAM1);
1216
}
1217

    
1218
#if !defined(CONFIG_USER_ONLY) 
1219
void OPPROTO op_movtl_T0_cr8(void)
1220
{
1221
    T0 = cpu_get_apic_tpr(env);
1222
}
1223
#endif
1224

    
1225
/* DR registers access */
1226
void OPPROTO op_movl_drN_T0(void)
1227
{
1228
    helper_movl_drN_T0(PARAM1);
1229
}
1230

    
1231
void OPPROTO op_lmsw_T0(void)
1232
{
1233
    /* only 4 lower bits of CR0 are modified. PE cannot be set to zero
1234
       if already set to one. */
1235
    T0 = (env->cr[0] & ~0xe) | (T0 & 0xf);
1236
    helper_movl_crN_T0(0);
1237
}
1238

    
1239
void OPPROTO op_invlpg_A0(void)
1240
{
1241
    helper_invlpg(A0);
1242
}
1243

    
1244
void OPPROTO op_movl_T0_env(void)
1245
{
1246
    T0 = *(uint32_t *)((char *)env + PARAM1);
1247
}
1248

    
1249
void OPPROTO op_movl_env_T0(void)
1250
{
1251
    *(uint32_t *)((char *)env + PARAM1) = T0;
1252
}
1253

    
1254
void OPPROTO op_movl_env_T1(void)
1255
{
1256
    *(uint32_t *)((char *)env + PARAM1) = T1;
1257
}
1258

    
1259
void OPPROTO op_movtl_T0_env(void)
1260
{
1261
    T0 = *(target_ulong *)((char *)env + PARAM1);
1262
}
1263

    
1264
void OPPROTO op_movtl_env_T0(void)
1265
{
1266
    *(target_ulong *)((char *)env + PARAM1) = T0;
1267
}
1268

    
1269
void OPPROTO op_movtl_T1_env(void)
1270
{
1271
    T1 = *(target_ulong *)((char *)env + PARAM1);
1272
}
1273

    
1274
void OPPROTO op_movtl_env_T1(void)
1275
{
1276
    *(target_ulong *)((char *)env + PARAM1) = T1;
1277
}
1278

    
1279
void OPPROTO op_clts(void)
1280
{
1281
    env->cr[0] &= ~CR0_TS_MASK;
1282
    env->hflags &= ~HF_TS_MASK;
1283
}
1284

    
1285
/* flags handling */
1286

    
1287
void OPPROTO op_goto_tb0(void)
1288
{
1289
    GOTO_TB(op_goto_tb0, PARAM1, 0);
1290
}
1291

    
1292
void OPPROTO op_goto_tb1(void)
1293
{
1294
    GOTO_TB(op_goto_tb1, PARAM1, 1);
1295
}
1296

    
1297
void OPPROTO op_jmp_label(void)
1298
{
1299
    GOTO_LABEL_PARAM(1);
1300
}
1301

    
1302
void OPPROTO op_jnz_T0_label(void)
1303
{
1304
    if (T0)
1305
        GOTO_LABEL_PARAM(1);
1306
    FORCE_RET();
1307
}
1308

    
1309
void OPPROTO op_jz_T0_label(void)
1310
{
1311
    if (!T0)
1312
        GOTO_LABEL_PARAM(1);
1313
    FORCE_RET();
1314
}
1315

    
1316
/* slow set cases (compute x86 flags) */
1317
void OPPROTO op_seto_T0_cc(void)
1318
{
1319
    int eflags;
1320
    eflags = cc_table[CC_OP].compute_all();
1321
    T0 = (eflags >> 11) & 1;
1322
}
1323

    
1324
void OPPROTO op_setb_T0_cc(void)
1325
{
1326
    T0 = cc_table[CC_OP].compute_c();
1327
}
1328

    
1329
void OPPROTO op_setz_T0_cc(void)
1330
{
1331
    int eflags;
1332
    eflags = cc_table[CC_OP].compute_all();
1333
    T0 = (eflags >> 6) & 1;
1334
}
1335

    
1336
void OPPROTO op_setbe_T0_cc(void)
1337
{
1338
    int eflags;
1339
    eflags = cc_table[CC_OP].compute_all();
1340
    T0 = (eflags & (CC_Z | CC_C)) != 0;
1341
}
1342

    
1343
void OPPROTO op_sets_T0_cc(void)
1344
{
1345
    int eflags;
1346
    eflags = cc_table[CC_OP].compute_all();
1347
    T0 = (eflags >> 7) & 1;
1348
}
1349

    
1350
void OPPROTO op_setp_T0_cc(void)
1351
{
1352
    int eflags;
1353
    eflags = cc_table[CC_OP].compute_all();
1354
    T0 = (eflags >> 2) & 1;
1355
}
1356

    
1357
void OPPROTO op_setl_T0_cc(void)
1358
{
1359
    int eflags;
1360
    eflags = cc_table[CC_OP].compute_all();
1361
    T0 = ((eflags ^ (eflags >> 4)) >> 7) & 1;
1362
}
1363

    
1364
void OPPROTO op_setle_T0_cc(void)
1365
{
1366
    int eflags;
1367
    eflags = cc_table[CC_OP].compute_all();
1368
    T0 = (((eflags ^ (eflags >> 4)) & 0x80) || (eflags & CC_Z)) != 0;
1369
}
1370

    
1371
void OPPROTO op_xor_T0_1(void)
1372
{
1373
    T0 ^= 1;
1374
}
1375

    
1376
void OPPROTO op_set_cc_op(void)
1377
{
1378
    CC_OP = PARAM1;
1379
}
1380

    
1381
void OPPROTO op_mov_T0_cc(void)
1382
{
1383
    T0 = cc_table[CC_OP].compute_all();
1384
}
1385

    
1386
/* XXX: clear VIF/VIP in all ops ? */
1387

    
1388
void OPPROTO op_movl_eflags_T0(void)
1389
{
1390
    load_eflags(T0, (TF_MASK | AC_MASK | ID_MASK | NT_MASK));
1391
}
1392

    
1393
void OPPROTO op_movw_eflags_T0(void)
1394
{
1395
    load_eflags(T0, (TF_MASK | AC_MASK | ID_MASK | NT_MASK) & 0xffff);
1396
}
1397

    
1398
void OPPROTO op_movl_eflags_T0_io(void)
1399
{
1400
    load_eflags(T0, (TF_MASK | AC_MASK | ID_MASK | NT_MASK | IF_MASK));
1401
}
1402

    
1403
void OPPROTO op_movw_eflags_T0_io(void)
1404
{
1405
    load_eflags(T0, (TF_MASK | AC_MASK | ID_MASK | NT_MASK | IF_MASK) & 0xffff);
1406
}
1407

    
1408
void OPPROTO op_movl_eflags_T0_cpl0(void)
1409
{
1410
    load_eflags(T0, (TF_MASK | AC_MASK | ID_MASK | NT_MASK | IF_MASK | IOPL_MASK));
1411
}
1412

    
1413
void OPPROTO op_movw_eflags_T0_cpl0(void)
1414
{
1415
    load_eflags(T0, (TF_MASK | AC_MASK | ID_MASK | NT_MASK | IF_MASK | IOPL_MASK) & 0xffff);
1416
}
1417

    
1418
#if 0
1419
/* vm86plus version */
1420
void OPPROTO op_movw_eflags_T0_vm(void)
1421
{
1422
    int eflags;
1423
    eflags = T0;
1424
    CC_SRC = eflags & (CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C);
1425
    DF = 1 - (2 * ((eflags >> 10) & 1));
1426
    /* we also update some system flags as in user mode */
1427
    env->eflags = (env->eflags & ~(FL_UPDATE_MASK16 | VIF_MASK)) |
1428
        (eflags & FL_UPDATE_MASK16);
1429
    if (eflags & IF_MASK) {
1430
        env->eflags |= VIF_MASK;
1431
        if (env->eflags & VIP_MASK) {
1432
            EIP = PARAM1;
1433
            raise_exception(EXCP0D_GPF);
1434
        }
1435
    }
1436
    FORCE_RET();
1437
}
1438

1439
void OPPROTO op_movl_eflags_T0_vm(void)
1440
{
1441
    int eflags;
1442
    eflags = T0;
1443
    CC_SRC = eflags & (CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C);
1444
    DF = 1 - (2 * ((eflags >> 10) & 1));
1445
    /* we also update some system flags as in user mode */
1446
    env->eflags = (env->eflags & ~(FL_UPDATE_MASK32 | VIF_MASK)) |
1447
        (eflags & FL_UPDATE_MASK32);
1448
    if (eflags & IF_MASK) {
1449
        env->eflags |= VIF_MASK;
1450
        if (env->eflags & VIP_MASK) {
1451
            EIP = PARAM1;
1452
            raise_exception(EXCP0D_GPF);
1453
        }
1454
    }
1455
    FORCE_RET();
1456
}
1457
#endif
1458

    
1459
/* XXX: compute only O flag */
1460
void OPPROTO op_movb_eflags_T0(void)
1461
{
1462
    int of;
1463
    of = cc_table[CC_OP].compute_all() & CC_O;
1464
    CC_SRC = (T0 & (CC_S | CC_Z | CC_A | CC_P | CC_C)) | of;
1465
}
1466

    
1467
void OPPROTO op_movl_T0_eflags(void)
1468
{
1469
    int eflags;
1470
    eflags = cc_table[CC_OP].compute_all();
1471
    eflags |= (DF & DF_MASK);
1472
    eflags |= env->eflags & ~(VM_MASK | RF_MASK);
1473
    T0 = eflags;
1474
}
1475

    
1476
/* vm86plus version */
1477
#if 0
1478
void OPPROTO op_movl_T0_eflags_vm(void)
1479
{
1480
    int eflags;
1481
    eflags = cc_table[CC_OP].compute_all();
1482
    eflags |= (DF & DF_MASK);
1483
    eflags |= env->eflags & ~(VM_MASK | RF_MASK | IF_MASK);
1484
    if (env->eflags & VIF_MASK)
1485
        eflags |= IF_MASK;
1486
    T0 = eflags;
1487
}
1488
#endif
1489

    
1490
void OPPROTO op_cld(void)
1491
{
1492
    DF = 1;
1493
}
1494

    
1495
void OPPROTO op_std(void)
1496
{
1497
    DF = -1;
1498
}
1499

    
1500
void OPPROTO op_clc(void)
1501
{
1502
    int eflags;
1503
    eflags = cc_table[CC_OP].compute_all();
1504
    eflags &= ~CC_C;
1505
    CC_SRC = eflags;
1506
}
1507

    
1508
void OPPROTO op_stc(void)
1509
{
1510
    int eflags;
1511
    eflags = cc_table[CC_OP].compute_all();
1512
    eflags |= CC_C;
1513
    CC_SRC = eflags;
1514
}
1515

    
1516
void OPPROTO op_cmc(void)
1517
{
1518
    int eflags;
1519
    eflags = cc_table[CC_OP].compute_all();
1520
    eflags ^= CC_C;
1521
    CC_SRC = eflags;
1522
}
1523

    
1524
void OPPROTO op_salc(void)
1525
{
1526
    int cf;
1527
    cf = cc_table[CC_OP].compute_c();
1528
    EAX = (EAX & ~0xff) | ((-cf) & 0xff);
1529
}
1530

    
1531
static int compute_all_eflags(void)
1532
{
1533
    return CC_SRC;
1534
}
1535

    
1536
static int compute_c_eflags(void)
1537
{
1538
    return CC_SRC & CC_C;
1539
}
1540

    
1541
CCTable cc_table[CC_OP_NB] = {
1542
    [CC_OP_DYNAMIC] = { /* should never happen */ },
1543

    
1544
    [CC_OP_EFLAGS] = { compute_all_eflags, compute_c_eflags },
1545

    
1546
    [CC_OP_MULB] = { compute_all_mulb, compute_c_mull },
1547
    [CC_OP_MULW] = { compute_all_mulw, compute_c_mull },
1548
    [CC_OP_MULL] = { compute_all_mull, compute_c_mull },
1549

    
1550
    [CC_OP_ADDB] = { compute_all_addb, compute_c_addb },
1551
    [CC_OP_ADDW] = { compute_all_addw, compute_c_addw  },
1552
    [CC_OP_ADDL] = { compute_all_addl, compute_c_addl  },
1553

    
1554
    [CC_OP_ADCB] = { compute_all_adcb, compute_c_adcb },
1555
    [CC_OP_ADCW] = { compute_all_adcw, compute_c_adcw  },
1556
    [CC_OP_ADCL] = { compute_all_adcl, compute_c_adcl  },
1557

    
1558
    [CC_OP_SUBB] = { compute_all_subb, compute_c_subb  },
1559
    [CC_OP_SUBW] = { compute_all_subw, compute_c_subw  },
1560
    [CC_OP_SUBL] = { compute_all_subl, compute_c_subl  },
1561
    
1562
    [CC_OP_SBBB] = { compute_all_sbbb, compute_c_sbbb  },
1563
    [CC_OP_SBBW] = { compute_all_sbbw, compute_c_sbbw  },
1564
    [CC_OP_SBBL] = { compute_all_sbbl, compute_c_sbbl  },
1565
    
1566
    [CC_OP_LOGICB] = { compute_all_logicb, compute_c_logicb },
1567
    [CC_OP_LOGICW] = { compute_all_logicw, compute_c_logicw },
1568
    [CC_OP_LOGICL] = { compute_all_logicl, compute_c_logicl },
1569
    
1570
    [CC_OP_INCB] = { compute_all_incb, compute_c_incl },
1571
    [CC_OP_INCW] = { compute_all_incw, compute_c_incl },
1572
    [CC_OP_INCL] = { compute_all_incl, compute_c_incl },
1573
    
1574
    [CC_OP_DECB] = { compute_all_decb, compute_c_incl },
1575
    [CC_OP_DECW] = { compute_all_decw, compute_c_incl },
1576
    [CC_OP_DECL] = { compute_all_decl, compute_c_incl },
1577
    
1578
    [CC_OP_SHLB] = { compute_all_shlb, compute_c_shlb },
1579
    [CC_OP_SHLW] = { compute_all_shlw, compute_c_shlw },
1580
    [CC_OP_SHLL] = { compute_all_shll, compute_c_shll },
1581

    
1582
    [CC_OP_SARB] = { compute_all_sarb, compute_c_sarl },
1583
    [CC_OP_SARW] = { compute_all_sarw, compute_c_sarl },
1584
    [CC_OP_SARL] = { compute_all_sarl, compute_c_sarl },
1585

    
1586
#ifdef TARGET_X86_64
1587
    [CC_OP_MULQ] = { compute_all_mulq, compute_c_mull },
1588

    
1589
    [CC_OP_ADDQ] = { compute_all_addq, compute_c_addq  },
1590

    
1591
    [CC_OP_ADCQ] = { compute_all_adcq, compute_c_adcq  },
1592

    
1593
    [CC_OP_SUBQ] = { compute_all_subq, compute_c_subq  },
1594
    
1595
    [CC_OP_SBBQ] = { compute_all_sbbq, compute_c_sbbq  },
1596
    
1597
    [CC_OP_LOGICQ] = { compute_all_logicq, compute_c_logicq },
1598
    
1599
    [CC_OP_INCQ] = { compute_all_incq, compute_c_incl },
1600

    
1601
    [CC_OP_DECQ] = { compute_all_decq, compute_c_incl },
1602

    
1603
    [CC_OP_SHLQ] = { compute_all_shlq, compute_c_shlq },
1604

    
1605
    [CC_OP_SARQ] = { compute_all_sarq, compute_c_sarl },
1606
#endif
1607
};
1608

    
1609
/* floating point support. Some of the code for complicated x87
1610
   functions comes from the LGPL'ed x86 emulator found in the Willows
1611
   TWIN windows emulator. */
1612

    
1613
/* fp load FT0 */
1614

    
1615
void OPPROTO op_flds_FT0_A0(void)
1616
{
1617
#ifdef USE_FP_CONVERT
1618
    FP_CONVERT.i32 = ldl(A0);
1619
    FT0 = FP_CONVERT.f;
1620
#else
1621
    FT0 = ldfl(A0);
1622
#endif
1623
}
1624

    
1625
void OPPROTO op_fldl_FT0_A0(void)
1626
{
1627
#ifdef USE_FP_CONVERT
1628
    FP_CONVERT.i64 = ldq(A0);
1629
    FT0 = FP_CONVERT.d;
1630
#else
1631
    FT0 = ldfq(A0);
1632
#endif
1633
}
1634

    
1635
/* helpers are needed to avoid static constant reference. XXX: find a better way */
1636
#ifdef USE_INT_TO_FLOAT_HELPERS
1637

    
1638
void helper_fild_FT0_A0(void)
1639
{
1640
    FT0 = (CPU86_LDouble)ldsw(A0);
1641
}
1642

    
1643
void helper_fildl_FT0_A0(void)
1644
{
1645
    FT0 = (CPU86_LDouble)((int32_t)ldl(A0));
1646
}
1647

    
1648
void helper_fildll_FT0_A0(void)
1649
{
1650
    FT0 = (CPU86_LDouble)((int64_t)ldq(A0));
1651
}
1652

    
1653
void OPPROTO op_fild_FT0_A0(void)
1654
{
1655
    helper_fild_FT0_A0();
1656
}
1657

    
1658
void OPPROTO op_fildl_FT0_A0(void)
1659
{
1660
    helper_fildl_FT0_A0();
1661
}
1662

    
1663
void OPPROTO op_fildll_FT0_A0(void)
1664
{
1665
    helper_fildll_FT0_A0();
1666
}
1667

    
1668
#else
1669

    
1670
void OPPROTO op_fild_FT0_A0(void)
1671
{
1672
#ifdef USE_FP_CONVERT
1673
    FP_CONVERT.i32 = ldsw(A0);
1674
    FT0 = (CPU86_LDouble)FP_CONVERT.i32;
1675
#else
1676
    FT0 = (CPU86_LDouble)ldsw(A0);
1677
#endif
1678
}
1679

    
1680
void OPPROTO op_fildl_FT0_A0(void)
1681
{
1682
#ifdef USE_FP_CONVERT
1683
    FP_CONVERT.i32 = (int32_t) ldl(A0);
1684
    FT0 = (CPU86_LDouble)FP_CONVERT.i32;
1685
#else
1686
    FT0 = (CPU86_LDouble)((int32_t)ldl(A0));
1687
#endif
1688
}
1689

    
1690
void OPPROTO op_fildll_FT0_A0(void)
1691
{
1692
#ifdef USE_FP_CONVERT
1693
    FP_CONVERT.i64 = (int64_t) ldq(A0);
1694
    FT0 = (CPU86_LDouble)FP_CONVERT.i64;
1695
#else
1696
    FT0 = (CPU86_LDouble)((int64_t)ldq(A0));
1697
#endif
1698
}
1699
#endif
1700

    
1701
/* fp load ST0 */
1702

    
1703
void OPPROTO op_flds_ST0_A0(void)
1704
{
1705
    int new_fpstt;
1706
    new_fpstt = (env->fpstt - 1) & 7;
1707
#ifdef USE_FP_CONVERT
1708
    FP_CONVERT.i32 = ldl(A0);
1709
    env->fpregs[new_fpstt].d = FP_CONVERT.f;
1710
#else
1711
    env->fpregs[new_fpstt].d = ldfl(A0);
1712
#endif
1713
    env->fpstt = new_fpstt;
1714
    env->fptags[new_fpstt] = 0; /* validate stack entry */
1715
}
1716

    
1717
void OPPROTO op_fldl_ST0_A0(void)
1718
{
1719
    int new_fpstt;
1720
    new_fpstt = (env->fpstt - 1) & 7;
1721
#ifdef USE_FP_CONVERT
1722
    FP_CONVERT.i64 = ldq(A0);
1723
    env->fpregs[new_fpstt].d = FP_CONVERT.d;
1724
#else
1725
    env->fpregs[new_fpstt].d = ldfq(A0);
1726
#endif
1727
    env->fpstt = new_fpstt;
1728
    env->fptags[new_fpstt] = 0; /* validate stack entry */
1729
}
1730

    
1731
void OPPROTO op_fldt_ST0_A0(void)
1732
{
1733
    helper_fldt_ST0_A0();
1734
}
1735

    
1736
/* helpers are needed to avoid static constant reference. XXX: find a better way */
1737
#ifdef USE_INT_TO_FLOAT_HELPERS
1738

    
1739
void helper_fild_ST0_A0(void)
1740
{
1741
    int new_fpstt;
1742
    new_fpstt = (env->fpstt - 1) & 7;
1743
    env->fpregs[new_fpstt].d = (CPU86_LDouble)ldsw(A0);
1744
    env->fpstt = new_fpstt;
1745
    env->fptags[new_fpstt] = 0; /* validate stack entry */
1746
}
1747

    
1748
void helper_fildl_ST0_A0(void)
1749
{
1750
    int new_fpstt;
1751
    new_fpstt = (env->fpstt - 1) & 7;
1752
    env->fpregs[new_fpstt].d = (CPU86_LDouble)((int32_t)ldl(A0));
1753
    env->fpstt = new_fpstt;
1754
    env->fptags[new_fpstt] = 0; /* validate stack entry */
1755
}
1756

    
1757
void helper_fildll_ST0_A0(void)
1758
{
1759
    int new_fpstt;
1760
    new_fpstt = (env->fpstt - 1) & 7;
1761
    env->fpregs[new_fpstt].d = (CPU86_LDouble)((int64_t)ldq(A0));
1762
    env->fpstt = new_fpstt;
1763
    env->fptags[new_fpstt] = 0; /* validate stack entry */
1764
}
1765

    
1766
void OPPROTO op_fild_ST0_A0(void)
1767
{
1768
    helper_fild_ST0_A0();
1769
}
1770

    
1771
void OPPROTO op_fildl_ST0_A0(void)
1772
{
1773
    helper_fildl_ST0_A0();
1774
}
1775

    
1776
void OPPROTO op_fildll_ST0_A0(void)
1777
{
1778
    helper_fildll_ST0_A0();
1779
}
1780

    
1781
#else
1782

    
1783
void OPPROTO op_fild_ST0_A0(void)
1784
{
1785
    int new_fpstt;
1786
    new_fpstt = (env->fpstt - 1) & 7;
1787
#ifdef USE_FP_CONVERT
1788
    FP_CONVERT.i32 = ldsw(A0);
1789
    env->fpregs[new_fpstt].d = (CPU86_LDouble)FP_CONVERT.i32;
1790
#else
1791
    env->fpregs[new_fpstt].d = (CPU86_LDouble)ldsw(A0);
1792
#endif
1793
    env->fpstt = new_fpstt;
1794
    env->fptags[new_fpstt] = 0; /* validate stack entry */
1795
}
1796

    
1797
void OPPROTO op_fildl_ST0_A0(void)
1798
{
1799
    int new_fpstt;
1800
    new_fpstt = (env->fpstt - 1) & 7;
1801
#ifdef USE_FP_CONVERT
1802
    FP_CONVERT.i32 = (int32_t) ldl(A0);
1803
    env->fpregs[new_fpstt].d = (CPU86_LDouble)FP_CONVERT.i32;
1804
#else
1805
    env->fpregs[new_fpstt].d = (CPU86_LDouble)((int32_t)ldl(A0));
1806
#endif
1807
    env->fpstt = new_fpstt;
1808
    env->fptags[new_fpstt] = 0; /* validate stack entry */
1809
}
1810

    
1811
void OPPROTO op_fildll_ST0_A0(void)
1812
{
1813
    int new_fpstt;
1814
    new_fpstt = (env->fpstt - 1) & 7;
1815
#ifdef USE_FP_CONVERT
1816
    FP_CONVERT.i64 = (int64_t) ldq(A0);
1817
    env->fpregs[new_fpstt].d = (CPU86_LDouble)FP_CONVERT.i64;
1818
#else
1819
    env->fpregs[new_fpstt].d = (CPU86_LDouble)((int64_t)ldq(A0));
1820
#endif
1821
    env->fpstt = new_fpstt;
1822
    env->fptags[new_fpstt] = 0; /* validate stack entry */
1823
}
1824

    
1825
#endif
1826

    
1827
/* fp store */
1828

    
1829
void OPPROTO op_fsts_ST0_A0(void)
1830
{
1831
#ifdef USE_FP_CONVERT
1832
    FP_CONVERT.f = (float)ST0;
1833
    stfl(A0, FP_CONVERT.f);
1834
#else
1835
    stfl(A0, (float)ST0);
1836
#endif
1837
    FORCE_RET();
1838
}
1839

    
1840
void OPPROTO op_fstl_ST0_A0(void)
1841
{
1842
    stfq(A0, (double)ST0);
1843
    FORCE_RET();
1844
}
1845

    
1846
void OPPROTO op_fstt_ST0_A0(void)
1847
{
1848
    helper_fstt_ST0_A0();
1849
}
1850

    
1851
void OPPROTO op_fist_ST0_A0(void)
1852
{
1853
#if defined(__sparc__) && !defined(__sparc_v9__)
1854
    register CPU86_LDouble d asm("o0");
1855
#else
1856
    CPU86_LDouble d;
1857
#endif
1858
    int val;
1859

    
1860
    d = ST0;
1861
    val = floatx_to_int32(d, &env->fp_status);
1862
    if (val != (int16_t)val)
1863
        val = -32768;
1864
    stw(A0, val);
1865
    FORCE_RET();
1866
}
1867

    
1868
void OPPROTO op_fistl_ST0_A0(void)
1869
{
1870
#if defined(__sparc__) && !defined(__sparc_v9__)
1871
    register CPU86_LDouble d asm("o0");
1872
#else
1873
    CPU86_LDouble d;
1874
#endif
1875
    int val;
1876

    
1877
    d = ST0;
1878
    val = floatx_to_int32(d, &env->fp_status);
1879
    stl(A0, val);
1880
    FORCE_RET();
1881
}
1882

    
1883
void OPPROTO op_fistll_ST0_A0(void)
1884
{
1885
#if defined(__sparc__) && !defined(__sparc_v9__)
1886
    register CPU86_LDouble d asm("o0");
1887
#else
1888
    CPU86_LDouble d;
1889
#endif
1890
    int64_t val;
1891

    
1892
    d = ST0;
1893
    val = floatx_to_int64(d, &env->fp_status);
1894
    stq(A0, val);
1895
    FORCE_RET();
1896
}
1897

    
1898
void OPPROTO op_fbld_ST0_A0(void)
1899
{
1900
    helper_fbld_ST0_A0();
1901
}
1902

    
1903
void OPPROTO op_fbst_ST0_A0(void)
1904
{
1905
    helper_fbst_ST0_A0();
1906
}
1907

    
1908
/* FPU move */
1909

    
1910
void OPPROTO op_fpush(void)
1911
{
1912
    fpush();
1913
}
1914

    
1915
void OPPROTO op_fpop(void)
1916
{
1917
    fpop();
1918
}
1919

    
1920
void OPPROTO op_fdecstp(void)
1921
{
1922
    env->fpstt = (env->fpstt - 1) & 7;
1923
    env->fpus &= (~0x4700);
1924
}
1925

    
1926
void OPPROTO op_fincstp(void)
1927
{
1928
    env->fpstt = (env->fpstt + 1) & 7;
1929
    env->fpus &= (~0x4700);
1930
}
1931

    
1932
void OPPROTO op_ffree_STN(void)
1933
{
1934
    env->fptags[(env->fpstt + PARAM1) & 7] = 1;
1935
}
1936

    
1937
void OPPROTO op_fmov_ST0_FT0(void)
1938
{
1939
    ST0 = FT0;
1940
}
1941

    
1942
void OPPROTO op_fmov_FT0_STN(void)
1943
{
1944
    FT0 = ST(PARAM1);
1945
}
1946

    
1947
void OPPROTO op_fmov_ST0_STN(void)
1948
{
1949
    ST0 = ST(PARAM1);
1950
}
1951

    
1952
void OPPROTO op_fmov_STN_ST0(void)
1953
{
1954
    ST(PARAM1) = ST0;
1955
}
1956

    
1957
void OPPROTO op_fxchg_ST0_STN(void)
1958
{
1959
    CPU86_LDouble tmp;
1960
    tmp = ST(PARAM1);
1961
    ST(PARAM1) = ST0;
1962
    ST0 = tmp;
1963
}
1964

    
1965
/* FPU operations */
1966

    
1967
const int fcom_ccval[4] = {0x0100, 0x4000, 0x0000, 0x4500};
1968

    
1969
void OPPROTO op_fcom_ST0_FT0(void)
1970
{
1971
    int ret;
1972

    
1973
    ret = floatx_compare(ST0, FT0, &env->fp_status);
1974
    env->fpus = (env->fpus & ~0x4500) | fcom_ccval[ret + 1];
1975
    FORCE_RET();
1976
}
1977

    
1978
void OPPROTO op_fucom_ST0_FT0(void)
1979
{
1980
    int ret;
1981

    
1982
    ret = floatx_compare_quiet(ST0, FT0, &env->fp_status);
1983
    env->fpus = (env->fpus & ~0x4500) | fcom_ccval[ret+ 1];
1984
    FORCE_RET();
1985
}
1986

    
1987
const int fcomi_ccval[4] = {CC_C, CC_Z, 0, CC_Z | CC_P | CC_C};
1988

    
1989
void OPPROTO op_fcomi_ST0_FT0(void)
1990
{
1991
    int eflags;
1992
    int ret;
1993

    
1994
    ret = floatx_compare(ST0, FT0, &env->fp_status);
1995
    eflags = cc_table[CC_OP].compute_all();
1996
    eflags = (eflags & ~(CC_Z | CC_P | CC_C)) | fcomi_ccval[ret + 1];
1997
    CC_SRC = eflags;
1998
    FORCE_RET();
1999
}
2000

    
2001
void OPPROTO op_fucomi_ST0_FT0(void)
2002
{
2003
    int eflags;
2004
    int ret;
2005

    
2006
    ret = floatx_compare_quiet(ST0, FT0, &env->fp_status);
2007
    eflags = cc_table[CC_OP].compute_all();
2008
    eflags = (eflags & ~(CC_Z | CC_P | CC_C)) | fcomi_ccval[ret + 1];
2009
    CC_SRC = eflags;
2010
    FORCE_RET();
2011
}
2012

    
2013
void OPPROTO op_fcmov_ST0_STN_T0(void)
2014
{
2015
    if (T0) {
2016
        ST0 = ST(PARAM1);
2017
    }
2018
    FORCE_RET();
2019
}
2020

    
2021
void OPPROTO op_fadd_ST0_FT0(void)
2022
{
2023
    ST0 += FT0;
2024
}
2025

    
2026
void OPPROTO op_fmul_ST0_FT0(void)
2027
{
2028
    ST0 *= FT0;
2029
}
2030

    
2031
void OPPROTO op_fsub_ST0_FT0(void)
2032
{
2033
    ST0 -= FT0;
2034
}
2035

    
2036
void OPPROTO op_fsubr_ST0_FT0(void)
2037
{
2038
    ST0 = FT0 - ST0;
2039
}
2040

    
2041
void OPPROTO op_fdiv_ST0_FT0(void)
2042
{
2043
    ST0 = helper_fdiv(ST0, FT0);
2044
}
2045

    
2046
void OPPROTO op_fdivr_ST0_FT0(void)
2047
{
2048
    ST0 = helper_fdiv(FT0, ST0);
2049
}
2050

    
2051
/* fp operations between STN and ST0 */
2052

    
2053
void OPPROTO op_fadd_STN_ST0(void)
2054
{
2055
    ST(PARAM1) += ST0;
2056
}
2057

    
2058
void OPPROTO op_fmul_STN_ST0(void)
2059
{
2060
    ST(PARAM1) *= ST0;
2061
}
2062

    
2063
void OPPROTO op_fsub_STN_ST0(void)
2064
{
2065
    ST(PARAM1) -= ST0;
2066
}
2067

    
2068
void OPPROTO op_fsubr_STN_ST0(void)
2069
{
2070
    CPU86_LDouble *p;
2071
    p = &ST(PARAM1);
2072
    *p = ST0 - *p;
2073
}
2074

    
2075
void OPPROTO op_fdiv_STN_ST0(void)
2076
{
2077
    CPU86_LDouble *p;
2078
    p = &ST(PARAM1);
2079
    *p = helper_fdiv(*p, ST0);
2080
}
2081

    
2082
void OPPROTO op_fdivr_STN_ST0(void)
2083
{
2084
    CPU86_LDouble *p;
2085
    p = &ST(PARAM1);
2086
    *p = helper_fdiv(ST0, *p);
2087
}
2088

    
2089
/* misc FPU operations */
2090
void OPPROTO op_fchs_ST0(void)
2091
{
2092
    ST0 = floatx_chs(ST0);
2093
}
2094

    
2095
void OPPROTO op_fabs_ST0(void)
2096
{
2097
    ST0 = floatx_abs(ST0);
2098
}
2099

    
2100
void OPPROTO op_fxam_ST0(void)
2101
{
2102
    helper_fxam_ST0();
2103
}
2104

    
2105
void OPPROTO op_fld1_ST0(void)
2106
{
2107
    ST0 = f15rk[1];
2108
}
2109

    
2110
void OPPROTO op_fldl2t_ST0(void)
2111
{
2112
    ST0 = f15rk[6];
2113
}
2114

    
2115
void OPPROTO op_fldl2e_ST0(void)
2116
{
2117
    ST0 = f15rk[5];
2118
}
2119

    
2120
void OPPROTO op_fldpi_ST0(void)
2121
{
2122
    ST0 = f15rk[2];
2123
}
2124

    
2125
void OPPROTO op_fldlg2_ST0(void)
2126
{
2127
    ST0 = f15rk[3];
2128
}
2129

    
2130
void OPPROTO op_fldln2_ST0(void)
2131
{
2132
    ST0 = f15rk[4];
2133
}
2134

    
2135
void OPPROTO op_fldz_ST0(void)
2136
{
2137
    ST0 = f15rk[0];
2138
}
2139

    
2140
void OPPROTO op_fldz_FT0(void)
2141
{
2142
    FT0 = f15rk[0];
2143
}
2144

    
2145
/* associated heplers to reduce generated code length and to simplify
2146
   relocation (FP constants are usually stored in .rodata section) */
2147

    
2148
void OPPROTO op_f2xm1(void)
2149
{
2150
    helper_f2xm1();
2151
}
2152

    
2153
void OPPROTO op_fyl2x(void)
2154
{
2155
    helper_fyl2x();
2156
}
2157

    
2158
void OPPROTO op_fptan(void)
2159
{
2160
    helper_fptan();
2161
}
2162

    
2163
void OPPROTO op_fpatan(void)
2164
{
2165
    helper_fpatan();
2166
}
2167

    
2168
void OPPROTO op_fxtract(void)
2169
{
2170
    helper_fxtract();
2171
}
2172

    
2173
void OPPROTO op_fprem1(void)
2174
{
2175
    helper_fprem1();
2176
}
2177

    
2178

    
2179
void OPPROTO op_fprem(void)
2180
{
2181
    helper_fprem();
2182
}
2183

    
2184
void OPPROTO op_fyl2xp1(void)
2185
{
2186
    helper_fyl2xp1();
2187
}
2188

    
2189
void OPPROTO op_fsqrt(void)
2190
{
2191
    helper_fsqrt();
2192
}
2193

    
2194
void OPPROTO op_fsincos(void)
2195
{
2196
    helper_fsincos();
2197
}
2198

    
2199
void OPPROTO op_frndint(void)
2200
{
2201
    helper_frndint();
2202
}
2203

    
2204
void OPPROTO op_fscale(void)
2205
{
2206
    helper_fscale();
2207
}
2208

    
2209
void OPPROTO op_fsin(void)
2210
{
2211
    helper_fsin();
2212
}
2213

    
2214
void OPPROTO op_fcos(void)
2215
{
2216
    helper_fcos();
2217
}
2218

    
2219
void OPPROTO op_fnstsw_A0(void)
2220
{
2221
    int fpus;
2222
    fpus = (env->fpus & ~0x3800) | (env->fpstt & 0x7) << 11;
2223
    stw(A0, fpus);
2224
    FORCE_RET();
2225
}
2226

    
2227
void OPPROTO op_fnstsw_EAX(void)
2228
{
2229
    int fpus;
2230
    fpus = (env->fpus & ~0x3800) | (env->fpstt & 0x7) << 11;
2231
    EAX = (EAX & ~0xffff) | fpus;
2232
}
2233

    
2234
void OPPROTO op_fnstcw_A0(void)
2235
{
2236
    stw(A0, env->fpuc);
2237
    FORCE_RET();
2238
}
2239

    
2240
void OPPROTO op_fldcw_A0(void)
2241
{
2242
    env->fpuc = lduw(A0);
2243
    update_fp_status();
2244
}
2245

    
2246
void OPPROTO op_fclex(void)
2247
{
2248
    env->fpus &= 0x7f00;
2249
}
2250

    
2251
void OPPROTO op_fwait(void)
2252
{
2253
    if (env->fpus & FPUS_SE)
2254
        fpu_raise_exception();
2255
    FORCE_RET();
2256
}
2257

    
2258
void OPPROTO op_fninit(void)
2259
{
2260
    env->fpus = 0;
2261
    env->fpstt = 0;
2262
    env->fpuc = 0x37f;
2263
    env->fptags[0] = 1;
2264
    env->fptags[1] = 1;
2265
    env->fptags[2] = 1;
2266
    env->fptags[3] = 1;
2267
    env->fptags[4] = 1;
2268
    env->fptags[5] = 1;
2269
    env->fptags[6] = 1;
2270
    env->fptags[7] = 1;
2271
}
2272

    
2273
void OPPROTO op_fnstenv_A0(void)
2274
{
2275
    helper_fstenv(A0, PARAM1);
2276
}
2277

    
2278
void OPPROTO op_fldenv_A0(void)
2279
{
2280
    helper_fldenv(A0, PARAM1);
2281
}
2282

    
2283
void OPPROTO op_fnsave_A0(void)
2284
{
2285
    helper_fsave(A0, PARAM1);
2286
}
2287

    
2288
void OPPROTO op_frstor_A0(void)
2289
{
2290
    helper_frstor(A0, PARAM1);
2291
}
2292

    
2293
/* threading support */
2294
void OPPROTO op_lock(void)
2295
{
2296
    cpu_lock();
2297
}
2298

    
2299
void OPPROTO op_unlock(void)
2300
{
2301
    cpu_unlock();
2302
}
2303

    
2304
/* SSE support */
2305
static inline void memcpy16(void *d, void *s)
2306
{
2307
    ((uint32_t *)d)[0] = ((uint32_t *)s)[0];
2308
    ((uint32_t *)d)[1] = ((uint32_t *)s)[1];
2309
    ((uint32_t *)d)[2] = ((uint32_t *)s)[2];
2310
    ((uint32_t *)d)[3] = ((uint32_t *)s)[3];
2311
}
2312

    
2313
void OPPROTO op_movo(void)
2314
{
2315
    /* XXX: badly generated code */
2316
    XMMReg *d, *s;
2317
    d = (XMMReg *)((char *)env + PARAM1);
2318
    s = (XMMReg *)((char *)env + PARAM2);
2319
    memcpy16(d, s);
2320
}
2321

    
2322
void OPPROTO op_movq(void)
2323
{
2324
    uint64_t *d, *s;
2325
    d = (uint64_t *)((char *)env + PARAM1);
2326
    s = (uint64_t *)((char *)env + PARAM2);
2327
    *d = *s;
2328
}
2329

    
2330
void OPPROTO op_movl(void)
2331
{
2332
    uint32_t *d, *s;
2333
    d = (uint32_t *)((char *)env + PARAM1);
2334
    s = (uint32_t *)((char *)env + PARAM2);
2335
    *d = *s;
2336
}
2337

    
2338
void OPPROTO op_movq_env_0(void)
2339
{
2340
    uint64_t *d;
2341
    d = (uint64_t *)((char *)env + PARAM1);
2342
    *d = 0;
2343
}
2344

    
2345
void OPPROTO op_fxsave_A0(void)
2346
{
2347
    helper_fxsave(A0, PARAM1);
2348
}
2349

    
2350
void OPPROTO op_fxrstor_A0(void)
2351
{
2352
    helper_fxrstor(A0, PARAM1);
2353
}
2354

    
2355
/* XXX: optimize by storing fptt and fptags in the static cpu state */
2356
void OPPROTO op_enter_mmx(void)
2357
{
2358
    env->fpstt = 0;
2359
    *(uint32_t *)(env->fptags) = 0;
2360
    *(uint32_t *)(env->fptags + 4) = 0;
2361
}
2362

    
2363
void OPPROTO op_emms(void)
2364
{
2365
    /* set to empty state */
2366
    *(uint32_t *)(env->fptags) = 0x01010101;
2367
    *(uint32_t *)(env->fptags + 4) = 0x01010101;
2368
}
2369

    
2370
#define SHIFT 0
2371
#include "ops_sse.h"
2372

    
2373
#define SHIFT 1
2374
#include "ops_sse.h"