Revision 8f6f6026 target-mips/op_template.c
b/target-mips/op_template.c | ||
---|---|---|
22 | 22 |
void glue(op_load_gpr_T0_gpr, REG) (void) |
23 | 23 |
{ |
24 | 24 |
T0 = env->gpr[REG][env->current_tc]; |
25 |
RETURN();
|
|
25 |
FORCE_RET();
|
|
26 | 26 |
} |
27 | 27 |
|
28 | 28 |
void glue(op_store_T0_gpr_gpr, REG) (void) |
29 | 29 |
{ |
30 | 30 |
env->gpr[REG][env->current_tc] = T0; |
31 |
RETURN();
|
|
31 |
FORCE_RET();
|
|
32 | 32 |
} |
33 | 33 |
|
34 | 34 |
void glue(op_load_gpr_T1_gpr, REG) (void) |
35 | 35 |
{ |
36 | 36 |
T1 = env->gpr[REG][env->current_tc]; |
37 |
RETURN();
|
|
37 |
FORCE_RET();
|
|
38 | 38 |
} |
39 | 39 |
|
40 | 40 |
void glue(op_store_T1_gpr_gpr, REG) (void) |
41 | 41 |
{ |
42 | 42 |
env->gpr[REG][env->current_tc] = T1; |
43 |
RETURN();
|
|
43 |
FORCE_RET();
|
|
44 | 44 |
} |
45 | 45 |
|
46 | 46 |
void glue(op_load_gpr_T2_gpr, REG) (void) |
47 | 47 |
{ |
48 | 48 |
T2 = env->gpr[REG][env->current_tc]; |
49 |
RETURN();
|
|
49 |
FORCE_RET();
|
|
50 | 50 |
} |
51 | 51 |
|
52 | 52 |
|
53 | 53 |
void glue(op_load_srsgpr_T0_gpr, REG) (void) |
54 | 54 |
{ |
55 | 55 |
T0 = env->gpr[REG][(env->CP0_SRSCtl >> CP0SRSCtl_PSS) & 0xf]; |
56 |
RETURN();
|
|
56 |
FORCE_RET();
|
|
57 | 57 |
} |
58 | 58 |
|
59 | 59 |
void glue(op_store_T0_srsgpr_gpr, REG) (void) |
60 | 60 |
{ |
61 | 61 |
env->gpr[REG][(env->CP0_SRSCtl >> CP0SRSCtl_PSS) & 0xf] = T0; |
62 |
RETURN();
|
|
62 |
FORCE_RET();
|
|
63 | 63 |
} |
64 | 64 |
#endif |
65 | 65 |
|
... | ... | |
68 | 68 |
void glue(op_set, tregname)(void) \ |
69 | 69 |
{ \ |
70 | 70 |
treg = (int32_t)PARAM1; \ |
71 |
RETURN(); \
|
|
71 |
FORCE_RET(); \
|
|
72 | 72 |
} \ |
73 | 73 |
void glue(op_reset, tregname)(void) \ |
74 | 74 |
{ \ |
75 | 75 |
treg = 0; \ |
76 |
RETURN(); \
|
|
76 |
FORCE_RET(); \
|
|
77 | 77 |
} \ |
78 | 78 |
|
79 | 79 |
SET_RESET(T0, _T0) |
... | ... | |
87 | 87 |
void glue(op_set64, tregname)(void) \ |
88 | 88 |
{ \ |
89 | 89 |
treg = ((uint64_t)PARAM1 << 32) | (uint32_t)PARAM2; \ |
90 |
RETURN(); \
|
|
90 |
FORCE_RET(); \
|
|
91 | 91 |
} |
92 | 92 |
|
93 | 93 |
SET64(T0, _T0) |
Also available in: Unified diff