Revision 8f8e3aa4 target-arm/exec.h

b/target-arm/exec.h
23 23
register struct CPUARMState *env asm(AREG0);
24 24
register uint32_t T0 asm(AREG1);
25 25
register uint32_t T1 asm(AREG2);
26
register uint32_t T2 asm(AREG3);
27 26

  
28 27
#define M0   env->iwmmxt.val
29 28

  
......
59 58
#include "softmmu_exec.h"
60 59
#endif
61 60

  
62
/* In op_helper.c */
63

  
64
void helper_mark_exclusive(CPUARMState *, uint32_t addr);
65
int helper_test_exclusive(CPUARMState *, uint32_t addr);
66
void helper_clrex(CPUARMState *env);
67

  
68 61
void cpu_loop_exit(void);
69 62

  
70 63
void raise_exception(int);
71 64

  
72
void helper_neon_tbl(int rn, int maxindex);
73 65
uint32_t helper_neon_mul_p8(uint32_t op1, uint32_t op2);

Also available in: Unified diff