Revision 925fd0f2 target-mips/op_helper.c

b/target-mips/op_helper.c
395 395

  
396 396
    /* XXX: detect conflicting TLBs and raise a MCHECK exception when needed */
397 397
    tlb = &env->tlb[idx];
398
    tlb->VPN = env->CP0_EntryHi & (int32_t)0xFFFFE000;
398
    tlb->VPN = env->CP0_EntryHi & ~(target_ulong)0x1FFF;
399 399
    tlb->ASID = env->CP0_EntryHi & 0xFF;
400 400
    tlb->PageMask = env->CP0_PageMask;
401 401
    tlb->G = env->CP0_EntryLo0 & env->CP0_EntryLo1 & 1;

Also available in: Unified diff