root / target-cris / op.c @ 941db528
History | View | Annotate | Download (21 kB)
1 | 4fa551d7 | ths | /*
|
---|---|---|---|
2 | 4fa551d7 | ths | * CRIS emulation micro-operations for qemu.
|
3 | 4fa551d7 | ths | *
|
4 | 4fa551d7 | ths | * Copyright (c) 2007 Edgar E. Iglesias, Axis Communications AB.
|
5 | 4fa551d7 | ths | *
|
6 | 4fa551d7 | ths | * This library is free software; you can redistribute it and/or
|
7 | 4fa551d7 | ths | * modify it under the terms of the GNU Lesser General Public
|
8 | 4fa551d7 | ths | * License as published by the Free Software Foundation; either
|
9 | 4fa551d7 | ths | * version 2 of the License, or (at your option) any later version.
|
10 | 4fa551d7 | ths | *
|
11 | 4fa551d7 | ths | * This library is distributed in the hope that it will be useful,
|
12 | 4fa551d7 | ths | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 4fa551d7 | ths | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 4fa551d7 | ths | * Lesser General Public License for more details.
|
15 | 4fa551d7 | ths | *
|
16 | 4fa551d7 | ths | * You should have received a copy of the GNU Lesser General Public
|
17 | 4fa551d7 | ths | * License along with this library; if not, write to the Free Software
|
18 | 4fa551d7 | ths | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 | 4fa551d7 | ths | */
|
20 | 4fa551d7 | ths | #include "exec.h" |
21 | 941db528 | ths | #include "host-utils.h" |
22 | 4fa551d7 | ths | |
23 | 4fa551d7 | ths | #define REGNAME r0
|
24 | 4fa551d7 | ths | #define REG (env->regs[0]) |
25 | 4fa551d7 | ths | #include "op_template.h" |
26 | 4fa551d7 | ths | |
27 | 4fa551d7 | ths | #define REGNAME r1
|
28 | 4fa551d7 | ths | #define REG (env->regs[1]) |
29 | 4fa551d7 | ths | #include "op_template.h" |
30 | 4fa551d7 | ths | |
31 | 4fa551d7 | ths | #define REGNAME r2
|
32 | 4fa551d7 | ths | #define REG (env->regs[2]) |
33 | 4fa551d7 | ths | #include "op_template.h" |
34 | 4fa551d7 | ths | |
35 | 4fa551d7 | ths | #define REGNAME r3
|
36 | 4fa551d7 | ths | #define REG (env->regs[3]) |
37 | 4fa551d7 | ths | #include "op_template.h" |
38 | 4fa551d7 | ths | |
39 | 4fa551d7 | ths | #define REGNAME r4
|
40 | 4fa551d7 | ths | #define REG (env->regs[4]) |
41 | 4fa551d7 | ths | #include "op_template.h" |
42 | 4fa551d7 | ths | |
43 | 4fa551d7 | ths | #define REGNAME r5
|
44 | 4fa551d7 | ths | #define REG (env->regs[5]) |
45 | 4fa551d7 | ths | #include "op_template.h" |
46 | 4fa551d7 | ths | |
47 | 4fa551d7 | ths | #define REGNAME r6
|
48 | 4fa551d7 | ths | #define REG (env->regs[6]) |
49 | 4fa551d7 | ths | #include "op_template.h" |
50 | 4fa551d7 | ths | |
51 | 4fa551d7 | ths | #define REGNAME r7
|
52 | 4fa551d7 | ths | #define REG (env->regs[7]) |
53 | 4fa551d7 | ths | #include "op_template.h" |
54 | 4fa551d7 | ths | |
55 | 4fa551d7 | ths | #define REGNAME r8
|
56 | 4fa551d7 | ths | #define REG (env->regs[8]) |
57 | 4fa551d7 | ths | #include "op_template.h" |
58 | 4fa551d7 | ths | |
59 | 4fa551d7 | ths | #define REGNAME r9
|
60 | 4fa551d7 | ths | #define REG (env->regs[9]) |
61 | 4fa551d7 | ths | #include "op_template.h" |
62 | 4fa551d7 | ths | |
63 | 4fa551d7 | ths | #define REGNAME r10
|
64 | 4fa551d7 | ths | #define REG (env->regs[10]) |
65 | 4fa551d7 | ths | #include "op_template.h" |
66 | 4fa551d7 | ths | |
67 | 4fa551d7 | ths | #define REGNAME r11
|
68 | 4fa551d7 | ths | #define REG (env->regs[11]) |
69 | 4fa551d7 | ths | #include "op_template.h" |
70 | 4fa551d7 | ths | |
71 | 4fa551d7 | ths | #define REGNAME r12
|
72 | 4fa551d7 | ths | #define REG (env->regs[12]) |
73 | 4fa551d7 | ths | #include "op_template.h" |
74 | 4fa551d7 | ths | |
75 | 4fa551d7 | ths | #define REGNAME r13
|
76 | 4fa551d7 | ths | #define REG (env->regs[13]) |
77 | 4fa551d7 | ths | #include "op_template.h" |
78 | 4fa551d7 | ths | |
79 | 4fa551d7 | ths | #define REGNAME r14
|
80 | 4fa551d7 | ths | #define REG (env->regs[14]) |
81 | 4fa551d7 | ths | #include "op_template.h" |
82 | 4fa551d7 | ths | |
83 | 4fa551d7 | ths | #define REGNAME r15
|
84 | 4fa551d7 | ths | #define REG (env->regs[15]) |
85 | 4fa551d7 | ths | #include "op_template.h" |
86 | 4fa551d7 | ths | |
87 | 4fa551d7 | ths | |
88 | 4fa551d7 | ths | #define REGNAME p0
|
89 | 4fa551d7 | ths | #define REG (env->pregs[0]) |
90 | 4fa551d7 | ths | #include "op_template.h" |
91 | 4fa551d7 | ths | |
92 | 4fa551d7 | ths | #define REGNAME p1
|
93 | 4fa551d7 | ths | #define REG (env->pregs[1]) |
94 | 4fa551d7 | ths | #include "op_template.h" |
95 | 4fa551d7 | ths | |
96 | 4fa551d7 | ths | #define REGNAME p2
|
97 | 4fa551d7 | ths | #define REG (env->pregs[2]) |
98 | 4fa551d7 | ths | #include "op_template.h" |
99 | 4fa551d7 | ths | |
100 | 4fa551d7 | ths | #define REGNAME p3
|
101 | 4fa551d7 | ths | #define REG (env->pregs[3]) |
102 | 4fa551d7 | ths | #include "op_template.h" |
103 | 4fa551d7 | ths | |
104 | 4fa551d7 | ths | #define REGNAME p4
|
105 | 4fa551d7 | ths | #define REG (env->pregs[4]) |
106 | 4fa551d7 | ths | #include "op_template.h" |
107 | 4fa551d7 | ths | |
108 | 4fa551d7 | ths | #define REGNAME p5
|
109 | 4fa551d7 | ths | #define REG (env->pregs[5]) |
110 | 4fa551d7 | ths | #include "op_template.h" |
111 | 4fa551d7 | ths | |
112 | 4fa551d7 | ths | #define REGNAME p6
|
113 | 4fa551d7 | ths | #define REG (env->pregs[6]) |
114 | 4fa551d7 | ths | #include "op_template.h" |
115 | 4fa551d7 | ths | |
116 | 4fa551d7 | ths | #define REGNAME p7
|
117 | 4fa551d7 | ths | #define REG (env->pregs[7]) |
118 | 4fa551d7 | ths | #include "op_template.h" |
119 | 4fa551d7 | ths | |
120 | 4fa551d7 | ths | #define REGNAME p8
|
121 | 4fa551d7 | ths | #define REG (env->pregs[8]) |
122 | 4fa551d7 | ths | #include "op_template.h" |
123 | 4fa551d7 | ths | |
124 | 4fa551d7 | ths | #define REGNAME p9
|
125 | 4fa551d7 | ths | #define REG (env->pregs[9]) |
126 | 4fa551d7 | ths | #include "op_template.h" |
127 | 4fa551d7 | ths | |
128 | 4fa551d7 | ths | #define REGNAME p10
|
129 | 4fa551d7 | ths | #define REG (env->pregs[10]) |
130 | 4fa551d7 | ths | #include "op_template.h" |
131 | 4fa551d7 | ths | |
132 | 4fa551d7 | ths | #define REGNAME p11
|
133 | 4fa551d7 | ths | #define REG (env->pregs[11]) |
134 | 4fa551d7 | ths | #include "op_template.h" |
135 | 4fa551d7 | ths | |
136 | 4fa551d7 | ths | #define REGNAME p12
|
137 | 4fa551d7 | ths | #define REG (env->pregs[12]) |
138 | 4fa551d7 | ths | #include "op_template.h" |
139 | 4fa551d7 | ths | |
140 | 4fa551d7 | ths | #define REGNAME p13
|
141 | 4fa551d7 | ths | #define REG (env->pregs[13]) |
142 | 4fa551d7 | ths | #include "op_template.h" |
143 | 4fa551d7 | ths | |
144 | 4fa551d7 | ths | #define REGNAME p14
|
145 | 4fa551d7 | ths | #define REG (env->pregs[14]) |
146 | 4fa551d7 | ths | #include "op_template.h" |
147 | 4fa551d7 | ths | |
148 | 4fa551d7 | ths | #define REGNAME p15
|
149 | 4fa551d7 | ths | #define REG (env->pregs[15]) |
150 | 4fa551d7 | ths | #include "op_template.h" |
151 | 4fa551d7 | ths | |
152 | 4fa551d7 | ths | /* Microcode. */
|
153 | 4fa551d7 | ths | |
154 | 4fa551d7 | ths | void OPPROTO op_exit_tb (void) |
155 | 4fa551d7 | ths | { |
156 | 4fa551d7 | ths | EXIT_TB(); |
157 | 4fa551d7 | ths | } |
158 | 4fa551d7 | ths | |
159 | 4fa551d7 | ths | void OPPROTO op_goto_tb0 (void) |
160 | 4fa551d7 | ths | { |
161 | 4fa551d7 | ths | GOTO_TB(op_goto_tb0, PARAM1, 0);
|
162 | 4fa551d7 | ths | RETURN(); |
163 | 4fa551d7 | ths | } |
164 | 4fa551d7 | ths | |
165 | 4fa551d7 | ths | void OPPROTO op_goto_tb1 (void) |
166 | 4fa551d7 | ths | { |
167 | 4fa551d7 | ths | GOTO_TB(op_goto_tb1, PARAM1, 1);
|
168 | 4fa551d7 | ths | RETURN(); |
169 | 4fa551d7 | ths | } |
170 | 4fa551d7 | ths | |
171 | 4fa551d7 | ths | void OPPROTO op_break_im(void) |
172 | 4fa551d7 | ths | { |
173 | 4fa551d7 | ths | env->trapnr = PARAM1; |
174 | 4fa551d7 | ths | env->exception_index = EXCP_BREAK; |
175 | 4fa551d7 | ths | cpu_loop_exit(); |
176 | 4fa551d7 | ths | } |
177 | 4fa551d7 | ths | |
178 | 4fa551d7 | ths | void OPPROTO op_debug(void) |
179 | 4fa551d7 | ths | { |
180 | 4fa551d7 | ths | env->exception_index = EXCP_DEBUG; |
181 | 4fa551d7 | ths | cpu_loop_exit(); |
182 | 4fa551d7 | ths | } |
183 | 4fa551d7 | ths | |
184 | 4fa551d7 | ths | void OPPROTO op_exec_insn(void) |
185 | 4fa551d7 | ths | { |
186 | 4fa551d7 | ths | env->stats.exec_insns++; |
187 | 4fa551d7 | ths | RETURN(); |
188 | 4fa551d7 | ths | } |
189 | 4fa551d7 | ths | void OPPROTO op_exec_load(void) |
190 | 4fa551d7 | ths | { |
191 | 4fa551d7 | ths | env->stats.exec_loads++; |
192 | 4fa551d7 | ths | RETURN(); |
193 | 4fa551d7 | ths | } |
194 | 4fa551d7 | ths | void OPPROTO op_exec_store(void) |
195 | 4fa551d7 | ths | { |
196 | 4fa551d7 | ths | env->stats.exec_stores++; |
197 | 4fa551d7 | ths | RETURN(); |
198 | 4fa551d7 | ths | } |
199 | 4fa551d7 | ths | |
200 | 4fa551d7 | ths | void OPPROTO op_ccs_lshift (void) |
201 | 4fa551d7 | ths | { |
202 | 4fa551d7 | ths | uint32_t ccs; |
203 | 4fa551d7 | ths | |
204 | 4fa551d7 | ths | /* Apply the ccs shift. */
|
205 | 4fa551d7 | ths | ccs = env->pregs[SR_CCS]; |
206 | 4fa551d7 | ths | ccs = (ccs & 0xc0000000) | ((ccs << 12) >> 2); |
207 | 4fa551d7 | ths | env->pregs[SR_CCS] = ccs; |
208 | 4fa551d7 | ths | } |
209 | 4fa551d7 | ths | void OPPROTO op_ccs_rshift (void) |
210 | 4fa551d7 | ths | { |
211 | 4fa551d7 | ths | uint32_t ccs; |
212 | 4fa551d7 | ths | |
213 | 4fa551d7 | ths | /* Apply the ccs shift. */
|
214 | 4fa551d7 | ths | ccs = env->pregs[SR_CCS]; |
215 | 4fa551d7 | ths | ccs = (ccs & 0xc0000000) | (ccs >> 10); |
216 | 4fa551d7 | ths | env->pregs[SR_CCS] = ccs; |
217 | 4fa551d7 | ths | } |
218 | 4fa551d7 | ths | |
219 | 4fa551d7 | ths | void OPPROTO op_setf (void) |
220 | 4fa551d7 | ths | { |
221 | 4fa551d7 | ths | env->pregs[SR_CCS] |= PARAM1; |
222 | 4fa551d7 | ths | RETURN(); |
223 | 4fa551d7 | ths | } |
224 | 4fa551d7 | ths | |
225 | 4fa551d7 | ths | void OPPROTO op_clrf (void) |
226 | 4fa551d7 | ths | { |
227 | 4fa551d7 | ths | env->pregs[SR_CCS] &= ~PARAM1; |
228 | 4fa551d7 | ths | RETURN(); |
229 | 4fa551d7 | ths | } |
230 | 4fa551d7 | ths | |
231 | 4fa551d7 | ths | void OPPROTO op_movl_debug1_T0 (void) |
232 | 4fa551d7 | ths | { |
233 | 4fa551d7 | ths | env->debug1 = T0; |
234 | 4fa551d7 | ths | RETURN(); |
235 | 4fa551d7 | ths | } |
236 | 4fa551d7 | ths | |
237 | 4fa551d7 | ths | void OPPROTO op_movl_debug2_T0 (void) |
238 | 4fa551d7 | ths | { |
239 | 4fa551d7 | ths | env->debug2 = T0; |
240 | 4fa551d7 | ths | RETURN(); |
241 | 4fa551d7 | ths | } |
242 | 4fa551d7 | ths | |
243 | 4fa551d7 | ths | void OPPROTO op_movl_debug3_T0 (void) |
244 | 4fa551d7 | ths | { |
245 | 4fa551d7 | ths | env->debug3 = T0; |
246 | 4fa551d7 | ths | RETURN(); |
247 | 4fa551d7 | ths | } |
248 | 4fa551d7 | ths | void OPPROTO op_movl_debug1_T1 (void) |
249 | 4fa551d7 | ths | { |
250 | 4fa551d7 | ths | env->debug1 = T1; |
251 | 4fa551d7 | ths | RETURN(); |
252 | 4fa551d7 | ths | } |
253 | 4fa551d7 | ths | |
254 | 4fa551d7 | ths | void OPPROTO op_movl_debug2_T1 (void) |
255 | 4fa551d7 | ths | { |
256 | 4fa551d7 | ths | env->debug2 = T1; |
257 | 4fa551d7 | ths | RETURN(); |
258 | 4fa551d7 | ths | } |
259 | 4fa551d7 | ths | |
260 | 4fa551d7 | ths | void OPPROTO op_movl_debug3_T1 (void) |
261 | 4fa551d7 | ths | { |
262 | 4fa551d7 | ths | env->debug3 = T1; |
263 | 4fa551d7 | ths | RETURN(); |
264 | 4fa551d7 | ths | } |
265 | 4fa551d7 | ths | void OPPROTO op_movl_debug3_im (void) |
266 | 4fa551d7 | ths | { |
267 | 4fa551d7 | ths | env->debug3 = PARAM1; |
268 | 4fa551d7 | ths | RETURN(); |
269 | 4fa551d7 | ths | } |
270 | 4fa551d7 | ths | void OPPROTO op_movl_T0_flags (void) |
271 | 4fa551d7 | ths | { |
272 | 4fa551d7 | ths | T0 = env->pregs[SR_CCS]; |
273 | 4fa551d7 | ths | RETURN(); |
274 | 4fa551d7 | ths | } |
275 | 4fa551d7 | ths | void OPPROTO op_movl_flags_T0 (void) |
276 | 4fa551d7 | ths | { |
277 | 4fa551d7 | ths | env->pregs[SR_CCS] = T0; |
278 | 4fa551d7 | ths | RETURN(); |
279 | 4fa551d7 | ths | } |
280 | 4fa551d7 | ths | |
281 | 4fa551d7 | ths | void OPPROTO op_movl_sreg_T0 (void) |
282 | 4fa551d7 | ths | { |
283 | 4fa551d7 | ths | env->sregs[env->pregs[SR_SRS]][PARAM1] = T0; |
284 | 4fa551d7 | ths | RETURN(); |
285 | 4fa551d7 | ths | } |
286 | 4fa551d7 | ths | |
287 | 4fa551d7 | ths | void OPPROTO op_movl_tlb_lo_T0 (void) |
288 | 4fa551d7 | ths | { |
289 | 4fa551d7 | ths | int srs;
|
290 | 4fa551d7 | ths | srs = env->pregs[SR_SRS]; |
291 | 4fa551d7 | ths | if (srs == 1 || srs == 2) |
292 | 4fa551d7 | ths | { |
293 | 4fa551d7 | ths | int set;
|
294 | 4fa551d7 | ths | int idx;
|
295 | 4fa551d7 | ths | uint32_t lo, hi; |
296 | 4fa551d7 | ths | |
297 | 4fa551d7 | ths | idx = set = env->sregs[SFR_RW_MM_TLB_SEL]; |
298 | 4fa551d7 | ths | set >>= 4;
|
299 | 4fa551d7 | ths | set &= 3;
|
300 | 4fa551d7 | ths | |
301 | 4fa551d7 | ths | idx &= 31;
|
302 | 4fa551d7 | ths | /* We've just made a write to tlb_lo. */
|
303 | 4fa551d7 | ths | lo = env->sregs[SFR_RW_MM_TLB_LO]; |
304 | 4fa551d7 | ths | hi = env->sregs[SFR_RW_MM_TLB_HI]; |
305 | 4fa551d7 | ths | env->tlbsets[srs - 1][set][idx].lo = lo;
|
306 | 4fa551d7 | ths | env->tlbsets[srs - 1][set][idx].hi = hi;
|
307 | 4fa551d7 | ths | } |
308 | 4fa551d7 | ths | |
309 | 4fa551d7 | ths | RETURN(); |
310 | 4fa551d7 | ths | } |
311 | 4fa551d7 | ths | |
312 | 4fa551d7 | ths | void OPPROTO op_movl_T0_sreg (void) |
313 | 4fa551d7 | ths | { |
314 | 4fa551d7 | ths | T0 = env->sregs[env->pregs[SR_SRS]][PARAM1]; |
315 | 4fa551d7 | ths | RETURN(); |
316 | 4fa551d7 | ths | } |
317 | 4fa551d7 | ths | |
318 | 4fa551d7 | ths | void OPPROTO op_update_cc (void) |
319 | 4fa551d7 | ths | { |
320 | 4fa551d7 | ths | env->cc_op = PARAM1; |
321 | 4fa551d7 | ths | env->cc_dest = PARAM2; |
322 | 4fa551d7 | ths | env->cc_src = PARAM3; |
323 | 4fa551d7 | ths | RETURN(); |
324 | 4fa551d7 | ths | } |
325 | 4fa551d7 | ths | |
326 | 4fa551d7 | ths | void OPPROTO op_update_cc_op (void) |
327 | 4fa551d7 | ths | { |
328 | 4fa551d7 | ths | env->cc_op = PARAM1; |
329 | 4fa551d7 | ths | RETURN(); |
330 | 4fa551d7 | ths | } |
331 | 4fa551d7 | ths | |
332 | 4fa551d7 | ths | void OPPROTO op_update_cc_mask (void) |
333 | 4fa551d7 | ths | { |
334 | 4fa551d7 | ths | env->cc_mask = PARAM1; |
335 | 4fa551d7 | ths | RETURN(); |
336 | 4fa551d7 | ths | } |
337 | 4fa551d7 | ths | |
338 | 4fa551d7 | ths | void OPPROTO op_update_cc_dest_T0 (void) |
339 | 4fa551d7 | ths | { |
340 | 4fa551d7 | ths | env->cc_dest = T0; |
341 | 4fa551d7 | ths | RETURN(); |
342 | 4fa551d7 | ths | } |
343 | 4fa551d7 | ths | |
344 | 4fa551d7 | ths | void OPPROTO op_update_cc_result_T0 (void) |
345 | 4fa551d7 | ths | { |
346 | 4fa551d7 | ths | env->cc_result = T0; |
347 | 4fa551d7 | ths | RETURN(); |
348 | 4fa551d7 | ths | } |
349 | 4fa551d7 | ths | |
350 | 4fa551d7 | ths | void OPPROTO op_update_cc_size_im (void) |
351 | 4fa551d7 | ths | { |
352 | 4fa551d7 | ths | env->cc_size = PARAM1; |
353 | 4fa551d7 | ths | RETURN(); |
354 | 4fa551d7 | ths | } |
355 | 4fa551d7 | ths | |
356 | 4fa551d7 | ths | void OPPROTO op_update_cc_src_T1 (void) |
357 | 4fa551d7 | ths | { |
358 | 4fa551d7 | ths | env->cc_src = T1; |
359 | 4fa551d7 | ths | RETURN(); |
360 | 4fa551d7 | ths | } |
361 | 4fa551d7 | ths | void OPPROTO op_update_cc_x (void) |
362 | 4fa551d7 | ths | { |
363 | 4fa551d7 | ths | env->cc_x_live = PARAM1; |
364 | 4fa551d7 | ths | env->cc_x = PARAM2; |
365 | 4fa551d7 | ths | RETURN(); |
366 | 4fa551d7 | ths | } |
367 | 4fa551d7 | ths | |
368 | 4fa551d7 | ths | /* FIXME: is this allowed? */
|
369 | 4fa551d7 | ths | extern inline void evaluate_flags_writeback(uint32_t flags) |
370 | 4fa551d7 | ths | { |
371 | 4fa551d7 | ths | int x;
|
372 | 4fa551d7 | ths | |
373 | 4fa551d7 | ths | /* Extended arithmetics, leave the z flag alone. */
|
374 | 4fa551d7 | ths | env->debug3 = env->pregs[SR_CCS]; |
375 | 4fa551d7 | ths | |
376 | 4fa551d7 | ths | if (env->cc_x_live)
|
377 | 4fa551d7 | ths | x = env->cc_x; |
378 | 4fa551d7 | ths | else
|
379 | 4fa551d7 | ths | x = env->pregs[SR_CCS] & X_FLAG; |
380 | 4fa551d7 | ths | |
381 | 4fa551d7 | ths | if ((x || env->cc_op == CC_OP_ADDC)
|
382 | 4fa551d7 | ths | && flags & Z_FLAG) |
383 | 4fa551d7 | ths | env->cc_mask &= ~Z_FLAG; |
384 | 4fa551d7 | ths | |
385 | 4fa551d7 | ths | /* all insn clear the x-flag except setf or clrf. */
|
386 | 4fa551d7 | ths | env->pregs[SR_CCS] &= ~(env->cc_mask | X_FLAG); |
387 | 4fa551d7 | ths | flags &= env->cc_mask; |
388 | 4fa551d7 | ths | env->pregs[SR_CCS] |= flags; |
389 | 4fa551d7 | ths | RETURN(); |
390 | 4fa551d7 | ths | } |
391 | 4fa551d7 | ths | |
392 | 4fa551d7 | ths | void OPPROTO op_evaluate_flags_muls(void) |
393 | 4fa551d7 | ths | { |
394 | 4fa551d7 | ths | uint32_t src; |
395 | 4fa551d7 | ths | uint32_t dst; |
396 | 4fa551d7 | ths | uint32_t res; |
397 | 4fa551d7 | ths | uint32_t flags = 0;
|
398 | 4fa551d7 | ths | /* were gonna have to redo the muls. */
|
399 | 4fa551d7 | ths | int64_t tmp, t0 ,t1; |
400 | 4fa551d7 | ths | int32_t mof; |
401 | 4fa551d7 | ths | int dneg;
|
402 | 4fa551d7 | ths | |
403 | 4fa551d7 | ths | src = env->cc_src; |
404 | 4fa551d7 | ths | dst = env->cc_dest; |
405 | 4fa551d7 | ths | res = env->cc_result; |
406 | 4fa551d7 | ths | |
407 | 4fa551d7 | ths | |
408 | 4fa551d7 | ths | /* cast into signed values to make GCC sign extend. */
|
409 | 4fa551d7 | ths | t0 = (int32_t)src; |
410 | 4fa551d7 | ths | t1 = (int32_t)dst; |
411 | 4fa551d7 | ths | dneg = ((int32_t)res) < 0;
|
412 | 4fa551d7 | ths | |
413 | 4fa551d7 | ths | tmp = t0 * t1; |
414 | 4fa551d7 | ths | mof = tmp >> 32;
|
415 | 4fa551d7 | ths | if (tmp == 0) |
416 | 4fa551d7 | ths | flags |= Z_FLAG; |
417 | 4fa551d7 | ths | else if (tmp < 0) |
418 | 4fa551d7 | ths | flags |= N_FLAG; |
419 | 4fa551d7 | ths | if ((dneg && mof != -1) |
420 | 4fa551d7 | ths | || (!dneg && mof != 0))
|
421 | 4fa551d7 | ths | flags |= V_FLAG; |
422 | 4fa551d7 | ths | evaluate_flags_writeback(flags); |
423 | 4fa551d7 | ths | RETURN(); |
424 | 4fa551d7 | ths | } |
425 | 4fa551d7 | ths | |
426 | 4fa551d7 | ths | void OPPROTO op_evaluate_flags_mulu(void) |
427 | 4fa551d7 | ths | { |
428 | 4fa551d7 | ths | uint32_t src; |
429 | 4fa551d7 | ths | uint32_t dst; |
430 | 4fa551d7 | ths | uint32_t res; |
431 | 4fa551d7 | ths | uint32_t flags = 0;
|
432 | 4fa551d7 | ths | /* were gonna have to redo the muls. */
|
433 | 4fa551d7 | ths | uint64_t tmp, t0 ,t1; |
434 | 4fa551d7 | ths | uint32_t mof; |
435 | 4fa551d7 | ths | |
436 | 4fa551d7 | ths | src = env->cc_src; |
437 | 4fa551d7 | ths | dst = env->cc_dest; |
438 | 4fa551d7 | ths | res = env->cc_result; |
439 | 4fa551d7 | ths | |
440 | 4fa551d7 | ths | |
441 | 4fa551d7 | ths | /* cast into signed values to make GCC sign extend. */
|
442 | 4fa551d7 | ths | t0 = src; |
443 | 4fa551d7 | ths | t1 = dst; |
444 | 4fa551d7 | ths | |
445 | 4fa551d7 | ths | tmp = t0 * t1; |
446 | 4fa551d7 | ths | mof = tmp >> 32;
|
447 | 4fa551d7 | ths | if (tmp == 0) |
448 | 4fa551d7 | ths | flags |= Z_FLAG; |
449 | 4fa551d7 | ths | else if (tmp >> 63) |
450 | 4fa551d7 | ths | flags |= N_FLAG; |
451 | 4fa551d7 | ths | if (mof)
|
452 | 4fa551d7 | ths | flags |= V_FLAG; |
453 | 4fa551d7 | ths | |
454 | 4fa551d7 | ths | evaluate_flags_writeback(flags); |
455 | 4fa551d7 | ths | RETURN(); |
456 | 4fa551d7 | ths | } |
457 | 4fa551d7 | ths | |
458 | 4fa551d7 | ths | void OPPROTO op_evaluate_flags_mcp(void) |
459 | 4fa551d7 | ths | { |
460 | 4fa551d7 | ths | uint32_t src; |
461 | 4fa551d7 | ths | uint32_t dst; |
462 | 4fa551d7 | ths | uint32_t res; |
463 | 4fa551d7 | ths | uint32_t flags = 0;
|
464 | 4fa551d7 | ths | |
465 | 4fa551d7 | ths | src = env->cc_src; |
466 | 4fa551d7 | ths | dst = env->cc_dest; |
467 | 4fa551d7 | ths | res = env->cc_result; |
468 | 4fa551d7 | ths | |
469 | 4fa551d7 | ths | if ((res & 0x80000000L) != 0L) |
470 | 4fa551d7 | ths | { |
471 | 4fa551d7 | ths | flags |= N_FLAG; |
472 | 4fa551d7 | ths | if (((src & 0x80000000L) == 0L) |
473 | 4fa551d7 | ths | && ((dst & 0x80000000L) == 0L)) |
474 | 4fa551d7 | ths | { |
475 | 4fa551d7 | ths | flags |= V_FLAG; |
476 | 4fa551d7 | ths | } |
477 | 4fa551d7 | ths | else if (((src & 0x80000000L) != 0L) && |
478 | 4fa551d7 | ths | ((dst & 0x80000000L) != 0L)) |
479 | 4fa551d7 | ths | { |
480 | 4fa551d7 | ths | flags |= R_FLAG; |
481 | 4fa551d7 | ths | } |
482 | 4fa551d7 | ths | } |
483 | 4fa551d7 | ths | else
|
484 | 4fa551d7 | ths | { |
485 | 4fa551d7 | ths | if (res == 0L) |
486 | 4fa551d7 | ths | flags |= Z_FLAG; |
487 | 4fa551d7 | ths | if (((src & 0x80000000L) != 0L) |
488 | 4fa551d7 | ths | && ((dst & 0x80000000L) != 0L)) |
489 | 4fa551d7 | ths | flags |= V_FLAG; |
490 | 4fa551d7 | ths | if ((dst & 0x80000000L) != 0L |
491 | 4fa551d7 | ths | || (src & 0x80000000L) != 0L) |
492 | 4fa551d7 | ths | flags |= R_FLAG; |
493 | 4fa551d7 | ths | } |
494 | 4fa551d7 | ths | |
495 | 4fa551d7 | ths | evaluate_flags_writeback(flags); |
496 | 4fa551d7 | ths | RETURN(); |
497 | 4fa551d7 | ths | } |
498 | 4fa551d7 | ths | |
499 | 4fa551d7 | ths | void OPPROTO op_evaluate_flags_alu_4(void) |
500 | 4fa551d7 | ths | { |
501 | 4fa551d7 | ths | uint32_t src; |
502 | 4fa551d7 | ths | uint32_t dst; |
503 | 4fa551d7 | ths | uint32_t res; |
504 | 4fa551d7 | ths | uint32_t flags = 0;
|
505 | 4fa551d7 | ths | |
506 | 4fa551d7 | ths | src = env->cc_src; |
507 | 4fa551d7 | ths | dst = env->cc_dest; |
508 | 4fa551d7 | ths | res = env->cc_result; |
509 | 4fa551d7 | ths | |
510 | 4fa551d7 | ths | if ((res & 0x80000000L) != 0L) |
511 | 4fa551d7 | ths | { |
512 | 4fa551d7 | ths | flags |= N_FLAG; |
513 | 4fa551d7 | ths | if (((src & 0x80000000L) == 0L) |
514 | 4fa551d7 | ths | && ((dst & 0x80000000L) == 0L)) |
515 | 4fa551d7 | ths | { |
516 | 4fa551d7 | ths | flags |= V_FLAG; |
517 | 4fa551d7 | ths | } |
518 | 4fa551d7 | ths | else if (((src & 0x80000000L) != 0L) && |
519 | 4fa551d7 | ths | ((dst & 0x80000000L) != 0L)) |
520 | 4fa551d7 | ths | { |
521 | 4fa551d7 | ths | flags |= C_FLAG; |
522 | 4fa551d7 | ths | } |
523 | 4fa551d7 | ths | } |
524 | 4fa551d7 | ths | else
|
525 | 4fa551d7 | ths | { |
526 | 4fa551d7 | ths | if (res == 0L) |
527 | 4fa551d7 | ths | flags |= Z_FLAG; |
528 | 4fa551d7 | ths | if (((src & 0x80000000L) != 0L) |
529 | 4fa551d7 | ths | && ((dst & 0x80000000L) != 0L)) |
530 | 4fa551d7 | ths | flags |= V_FLAG; |
531 | 4fa551d7 | ths | if ((dst & 0x80000000L) != 0L |
532 | 4fa551d7 | ths | || (src & 0x80000000L) != 0L) |
533 | 4fa551d7 | ths | flags |= C_FLAG; |
534 | 4fa551d7 | ths | } |
535 | 4fa551d7 | ths | |
536 | 4fa551d7 | ths | if (env->cc_op == CC_OP_SUB
|
537 | 4fa551d7 | ths | || env->cc_op == CC_OP_CMP) { |
538 | 4fa551d7 | ths | flags ^= C_FLAG; |
539 | 4fa551d7 | ths | } |
540 | 4fa551d7 | ths | evaluate_flags_writeback(flags); |
541 | 4fa551d7 | ths | RETURN(); |
542 | 4fa551d7 | ths | } |
543 | 4fa551d7 | ths | |
544 | 4fa551d7 | ths | void OPPROTO op_evaluate_flags_move_4 (void) |
545 | 4fa551d7 | ths | { |
546 | 4fa551d7 | ths | uint32_t src; |
547 | 4fa551d7 | ths | uint32_t res; |
548 | 4fa551d7 | ths | uint32_t flags = 0;
|
549 | 4fa551d7 | ths | |
550 | 4fa551d7 | ths | src = env->cc_src; |
551 | 4fa551d7 | ths | res = env->cc_result; |
552 | 4fa551d7 | ths | |
553 | 4fa551d7 | ths | if ((int32_t)res < 0) |
554 | 4fa551d7 | ths | flags |= N_FLAG; |
555 | 4fa551d7 | ths | else if (res == 0L) |
556 | 4fa551d7 | ths | flags |= Z_FLAG; |
557 | 4fa551d7 | ths | |
558 | 4fa551d7 | ths | evaluate_flags_writeback(flags); |
559 | 4fa551d7 | ths | RETURN(); |
560 | 4fa551d7 | ths | } |
561 | 4fa551d7 | ths | void OPPROTO op_evaluate_flags_move_2 (void) |
562 | 4fa551d7 | ths | { |
563 | 4fa551d7 | ths | uint32_t src; |
564 | 4fa551d7 | ths | uint32_t flags = 0;
|
565 | 4fa551d7 | ths | uint16_t res; |
566 | 4fa551d7 | ths | |
567 | 4fa551d7 | ths | src = env->cc_src; |
568 | 4fa551d7 | ths | res = env->cc_result; |
569 | 4fa551d7 | ths | |
570 | 4fa551d7 | ths | if ((int16_t)res < 0L) |
571 | 4fa551d7 | ths | flags |= N_FLAG; |
572 | 4fa551d7 | ths | else if (res == 0) |
573 | 4fa551d7 | ths | flags |= Z_FLAG; |
574 | 4fa551d7 | ths | |
575 | 4fa551d7 | ths | evaluate_flags_writeback(flags); |
576 | 4fa551d7 | ths | RETURN(); |
577 | 4fa551d7 | ths | } |
578 | 4fa551d7 | ths | |
579 | 4fa551d7 | ths | /* TODO: This is expensive. We could split things up and only evaluate part of
|
580 | 4fa551d7 | ths | CCR on a need to know basis. For now, we simply re-evaluate everything. */
|
581 | 4fa551d7 | ths | void OPPROTO op_evaluate_flags (void) |
582 | 4fa551d7 | ths | { |
583 | 4fa551d7 | ths | uint32_t src; |
584 | 4fa551d7 | ths | uint32_t dst; |
585 | 4fa551d7 | ths | uint32_t res; |
586 | 4fa551d7 | ths | uint32_t flags = 0;
|
587 | 4fa551d7 | ths | |
588 | 4fa551d7 | ths | src = env->cc_src; |
589 | 4fa551d7 | ths | dst = env->cc_dest; |
590 | 4fa551d7 | ths | res = env->cc_result; |
591 | 4fa551d7 | ths | |
592 | 4fa551d7 | ths | |
593 | 4fa551d7 | ths | /* Now, evaluate the flags. This stuff is based on
|
594 | 4fa551d7 | ths | Per Zander's CRISv10 simulator. */
|
595 | 4fa551d7 | ths | switch (env->cc_size)
|
596 | 4fa551d7 | ths | { |
597 | 4fa551d7 | ths | case 1: |
598 | 4fa551d7 | ths | if ((res & 0x80L) != 0L) |
599 | 4fa551d7 | ths | { |
600 | 4fa551d7 | ths | flags |= N_FLAG; |
601 | 4fa551d7 | ths | if (((src & 0x80L) == 0L) |
602 | 4fa551d7 | ths | && ((dst & 0x80L) == 0L)) |
603 | 4fa551d7 | ths | { |
604 | 4fa551d7 | ths | flags |= V_FLAG; |
605 | 4fa551d7 | ths | } |
606 | 4fa551d7 | ths | else if (((src & 0x80L) != 0L) |
607 | 4fa551d7 | ths | && ((dst & 0x80L) != 0L)) |
608 | 4fa551d7 | ths | { |
609 | 4fa551d7 | ths | flags |= C_FLAG; |
610 | 4fa551d7 | ths | } |
611 | 4fa551d7 | ths | } |
612 | 4fa551d7 | ths | else
|
613 | 4fa551d7 | ths | { |
614 | 4fa551d7 | ths | if ((res & 0xFFL) == 0L) |
615 | 4fa551d7 | ths | { |
616 | 4fa551d7 | ths | flags |= Z_FLAG; |
617 | 4fa551d7 | ths | } |
618 | 4fa551d7 | ths | if (((src & 0x80L) != 0L) |
619 | 4fa551d7 | ths | && ((dst & 0x80L) != 0L)) |
620 | 4fa551d7 | ths | { |
621 | 4fa551d7 | ths | flags |= V_FLAG; |
622 | 4fa551d7 | ths | } |
623 | 4fa551d7 | ths | if ((dst & 0x80L) != 0L |
624 | 4fa551d7 | ths | || (src & 0x80L) != 0L) |
625 | 4fa551d7 | ths | { |
626 | 4fa551d7 | ths | flags |= C_FLAG; |
627 | 4fa551d7 | ths | } |
628 | 4fa551d7 | ths | } |
629 | 4fa551d7 | ths | break;
|
630 | 4fa551d7 | ths | case 2: |
631 | 4fa551d7 | ths | if ((res & 0x8000L) != 0L) |
632 | 4fa551d7 | ths | { |
633 | 4fa551d7 | ths | flags |= N_FLAG; |
634 | 4fa551d7 | ths | if (((src & 0x8000L) == 0L) |
635 | 4fa551d7 | ths | && ((dst & 0x8000L) == 0L)) |
636 | 4fa551d7 | ths | { |
637 | 4fa551d7 | ths | flags |= V_FLAG; |
638 | 4fa551d7 | ths | } |
639 | 4fa551d7 | ths | else if (((src & 0x8000L) != 0L) |
640 | 4fa551d7 | ths | && ((dst & 0x8000L) != 0L)) |
641 | 4fa551d7 | ths | { |
642 | 4fa551d7 | ths | flags |= C_FLAG; |
643 | 4fa551d7 | ths | } |
644 | 4fa551d7 | ths | } |
645 | 4fa551d7 | ths | else
|
646 | 4fa551d7 | ths | { |
647 | 4fa551d7 | ths | if ((res & 0xFFFFL) == 0L) |
648 | 4fa551d7 | ths | { |
649 | 4fa551d7 | ths | flags |= Z_FLAG; |
650 | 4fa551d7 | ths | } |
651 | 4fa551d7 | ths | if (((src & 0x8000L) != 0L) |
652 | 4fa551d7 | ths | && ((dst & 0x8000L) != 0L)) |
653 | 4fa551d7 | ths | { |
654 | 4fa551d7 | ths | flags |= V_FLAG; |
655 | 4fa551d7 | ths | } |
656 | 4fa551d7 | ths | if ((dst & 0x8000L) != 0L |
657 | 4fa551d7 | ths | || (src & 0x8000L) != 0L) |
658 | 4fa551d7 | ths | { |
659 | 4fa551d7 | ths | flags |= C_FLAG; |
660 | 4fa551d7 | ths | } |
661 | 4fa551d7 | ths | } |
662 | 4fa551d7 | ths | break;
|
663 | 4fa551d7 | ths | case 4: |
664 | 4fa551d7 | ths | if ((res & 0x80000000L) != 0L) |
665 | 4fa551d7 | ths | { |
666 | 4fa551d7 | ths | flags |= N_FLAG; |
667 | 4fa551d7 | ths | if (((src & 0x80000000L) == 0L) |
668 | 4fa551d7 | ths | && ((dst & 0x80000000L) == 0L)) |
669 | 4fa551d7 | ths | { |
670 | 4fa551d7 | ths | flags |= V_FLAG; |
671 | 4fa551d7 | ths | } |
672 | 4fa551d7 | ths | else if (((src & 0x80000000L) != 0L) && |
673 | 4fa551d7 | ths | ((dst & 0x80000000L) != 0L)) |
674 | 4fa551d7 | ths | { |
675 | 4fa551d7 | ths | flags |= C_FLAG; |
676 | 4fa551d7 | ths | } |
677 | 4fa551d7 | ths | } |
678 | 4fa551d7 | ths | else
|
679 | 4fa551d7 | ths | { |
680 | 4fa551d7 | ths | if (res == 0L) |
681 | 4fa551d7 | ths | flags |= Z_FLAG; |
682 | 4fa551d7 | ths | if (((src & 0x80000000L) != 0L) |
683 | 4fa551d7 | ths | && ((dst & 0x80000000L) != 0L)) |
684 | 4fa551d7 | ths | flags |= V_FLAG; |
685 | 4fa551d7 | ths | if ((dst & 0x80000000L) != 0L |
686 | 4fa551d7 | ths | || (src & 0x80000000L) != 0L) |
687 | 4fa551d7 | ths | flags |= C_FLAG; |
688 | 4fa551d7 | ths | } |
689 | 4fa551d7 | ths | break;
|
690 | 4fa551d7 | ths | default:
|
691 | 4fa551d7 | ths | break;
|
692 | 4fa551d7 | ths | } |
693 | 4fa551d7 | ths | |
694 | 4fa551d7 | ths | if (env->cc_op == CC_OP_SUB
|
695 | 4fa551d7 | ths | || env->cc_op == CC_OP_CMP) { |
696 | 4fa551d7 | ths | flags ^= C_FLAG; |
697 | 4fa551d7 | ths | } |
698 | 4fa551d7 | ths | evaluate_flags_writeback(flags); |
699 | 4fa551d7 | ths | RETURN(); |
700 | 4fa551d7 | ths | } |
701 | 4fa551d7 | ths | |
702 | 4fa551d7 | ths | void OPPROTO op_extb_T0_T0 (void) |
703 | 4fa551d7 | ths | { |
704 | 4fa551d7 | ths | T0 = ((int8_t)T0); |
705 | 4fa551d7 | ths | RETURN(); |
706 | 4fa551d7 | ths | } |
707 | 4fa551d7 | ths | void OPPROTO op_extb_T1_T0 (void) |
708 | 4fa551d7 | ths | { |
709 | 4fa551d7 | ths | T1 = ((int8_t)T0); |
710 | 4fa551d7 | ths | RETURN(); |
711 | 4fa551d7 | ths | } |
712 | 4fa551d7 | ths | void OPPROTO op_extb_T1_T1 (void) |
713 | 4fa551d7 | ths | { |
714 | 4fa551d7 | ths | T1 = ((int8_t)T1); |
715 | 4fa551d7 | ths | RETURN(); |
716 | 4fa551d7 | ths | } |
717 | 4fa551d7 | ths | void OPPROTO op_zextb_T0_T0 (void) |
718 | 4fa551d7 | ths | { |
719 | 4fa551d7 | ths | T0 = ((uint8_t)T0); |
720 | 4fa551d7 | ths | RETURN(); |
721 | 4fa551d7 | ths | } |
722 | 4fa551d7 | ths | void OPPROTO op_zextb_T1_T0 (void) |
723 | 4fa551d7 | ths | { |
724 | 4fa551d7 | ths | T1 = ((uint8_t)T0); |
725 | 4fa551d7 | ths | RETURN(); |
726 | 4fa551d7 | ths | } |
727 | 4fa551d7 | ths | void OPPROTO op_zextb_T1_T1 (void) |
728 | 4fa551d7 | ths | { |
729 | 4fa551d7 | ths | T1 = ((uint8_t)T1); |
730 | 4fa551d7 | ths | RETURN(); |
731 | 4fa551d7 | ths | } |
732 | 4fa551d7 | ths | void OPPROTO op_extw_T0_T0 (void) |
733 | 4fa551d7 | ths | { |
734 | 4fa551d7 | ths | T0 = ((int16_t)T0); |
735 | 4fa551d7 | ths | RETURN(); |
736 | 4fa551d7 | ths | } |
737 | 4fa551d7 | ths | void OPPROTO op_extw_T1_T0 (void) |
738 | 4fa551d7 | ths | { |
739 | 4fa551d7 | ths | T1 = ((int16_t)T0); |
740 | 4fa551d7 | ths | RETURN(); |
741 | 4fa551d7 | ths | } |
742 | 4fa551d7 | ths | void OPPROTO op_extw_T1_T1 (void) |
743 | 4fa551d7 | ths | { |
744 | 4fa551d7 | ths | T1 = ((int16_t)T1); |
745 | 4fa551d7 | ths | RETURN(); |
746 | 4fa551d7 | ths | } |
747 | 4fa551d7 | ths | |
748 | 4fa551d7 | ths | void OPPROTO op_zextw_T0_T0 (void) |
749 | 4fa551d7 | ths | { |
750 | 4fa551d7 | ths | T0 = ((uint16_t)T0); |
751 | 4fa551d7 | ths | RETURN(); |
752 | 4fa551d7 | ths | } |
753 | 4fa551d7 | ths | void OPPROTO op_zextw_T1_T0 (void) |
754 | 4fa551d7 | ths | { |
755 | 4fa551d7 | ths | T1 = ((uint16_t)T0); |
756 | 4fa551d7 | ths | RETURN(); |
757 | 4fa551d7 | ths | } |
758 | 4fa551d7 | ths | |
759 | 4fa551d7 | ths | void OPPROTO op_zextw_T1_T1 (void) |
760 | 4fa551d7 | ths | { |
761 | 4fa551d7 | ths | T1 = ((uint16_t)T1); |
762 | 4fa551d7 | ths | RETURN(); |
763 | 4fa551d7 | ths | } |
764 | 4fa551d7 | ths | |
765 | 4fa551d7 | ths | void OPPROTO op_movl_T0_im (void) |
766 | 4fa551d7 | ths | { |
767 | 4fa551d7 | ths | T0 = PARAM1; |
768 | 4fa551d7 | ths | RETURN(); |
769 | 4fa551d7 | ths | } |
770 | 4fa551d7 | ths | void OPPROTO op_movl_T1_im (void) |
771 | 4fa551d7 | ths | { |
772 | 4fa551d7 | ths | T1 = PARAM1; |
773 | 4fa551d7 | ths | RETURN(); |
774 | 4fa551d7 | ths | } |
775 | 4fa551d7 | ths | |
776 | 4fa551d7 | ths | void OPPROTO op_addl_T0_im (void) |
777 | 4fa551d7 | ths | { |
778 | 4fa551d7 | ths | T0 += PARAM1; |
779 | 4fa551d7 | ths | RETURN(); |
780 | 4fa551d7 | ths | } |
781 | 4fa551d7 | ths | |
782 | 4fa551d7 | ths | void OPPROTO op_addl_T1_im (void) |
783 | 4fa551d7 | ths | { |
784 | 4fa551d7 | ths | T1 += PARAM1; |
785 | 4fa551d7 | ths | RETURN(); |
786 | 4fa551d7 | ths | |
787 | 4fa551d7 | ths | } |
788 | 4fa551d7 | ths | void OPPROTO op_subl_T0_im (void) |
789 | 4fa551d7 | ths | { |
790 | 4fa551d7 | ths | T0 -= PARAM1; |
791 | 4fa551d7 | ths | RETURN(); |
792 | 4fa551d7 | ths | } |
793 | 4fa551d7 | ths | |
794 | 4fa551d7 | ths | void OPPROTO op_addxl_T0_C (void) |
795 | 4fa551d7 | ths | { |
796 | 4fa551d7 | ths | if (env->pregs[SR_CCS] & X_FLAG)
|
797 | 4fa551d7 | ths | T0 += !!(env->pregs[SR_CCS] & C_FLAG); |
798 | 4fa551d7 | ths | RETURN(); |
799 | 4fa551d7 | ths | } |
800 | 4fa551d7 | ths | void OPPROTO op_subxl_T0_C (void) |
801 | 4fa551d7 | ths | { |
802 | 4fa551d7 | ths | if (env->pregs[SR_CCS] & X_FLAG)
|
803 | 4fa551d7 | ths | T0 -= !!(env->pregs[SR_CCS] & C_FLAG); |
804 | 4fa551d7 | ths | RETURN(); |
805 | 4fa551d7 | ths | } |
806 | 4fa551d7 | ths | void OPPROTO op_addl_T0_C (void) |
807 | 4fa551d7 | ths | { |
808 | 4fa551d7 | ths | T0 += !!(env->pregs[SR_CCS] & C_FLAG); |
809 | 4fa551d7 | ths | RETURN(); |
810 | 4fa551d7 | ths | } |
811 | 4fa551d7 | ths | void OPPROTO op_addl_T0_R (void) |
812 | 4fa551d7 | ths | { |
813 | 4fa551d7 | ths | T0 += !!(env->pregs[SR_CCS] & R_FLAG); |
814 | 4fa551d7 | ths | RETURN(); |
815 | 4fa551d7 | ths | } |
816 | 4fa551d7 | ths | |
817 | 4fa551d7 | ths | void OPPROTO op_clr_R (void) |
818 | 4fa551d7 | ths | { |
819 | 4fa551d7 | ths | env->pregs[SR_CCS] &= ~R_FLAG; |
820 | 4fa551d7 | ths | RETURN(); |
821 | 4fa551d7 | ths | } |
822 | 4fa551d7 | ths | |
823 | 4fa551d7 | ths | |
824 | 4fa551d7 | ths | void OPPROTO op_andl_T0_im (void) |
825 | 4fa551d7 | ths | { |
826 | 4fa551d7 | ths | T0 &= PARAM1; |
827 | 4fa551d7 | ths | RETURN(); |
828 | 4fa551d7 | ths | } |
829 | 4fa551d7 | ths | |
830 | 4fa551d7 | ths | void OPPROTO op_andl_T1_im (void) |
831 | 4fa551d7 | ths | { |
832 | 4fa551d7 | ths | T1 &= PARAM1; |
833 | 4fa551d7 | ths | RETURN(); |
834 | 4fa551d7 | ths | } |
835 | 4fa551d7 | ths | |
836 | 4fa551d7 | ths | void OPPROTO op_movl_T0_T1 (void) |
837 | 4fa551d7 | ths | { |
838 | 4fa551d7 | ths | T0 = T1; |
839 | 4fa551d7 | ths | RETURN(); |
840 | 4fa551d7 | ths | } |
841 | 4fa551d7 | ths | |
842 | 4fa551d7 | ths | void OPPROTO op_swp_T0_T1 (void) |
843 | 4fa551d7 | ths | { |
844 | 4fa551d7 | ths | T0 ^= T1; |
845 | 4fa551d7 | ths | T1 ^= T0; |
846 | 4fa551d7 | ths | T0 ^= T1; |
847 | 4fa551d7 | ths | RETURN(); |
848 | 4fa551d7 | ths | } |
849 | 4fa551d7 | ths | |
850 | 4fa551d7 | ths | void OPPROTO op_movl_T1_T0 (void) |
851 | 4fa551d7 | ths | { |
852 | 4fa551d7 | ths | T1 = T0; |
853 | 4fa551d7 | ths | RETURN(); |
854 | 4fa551d7 | ths | } |
855 | 4fa551d7 | ths | |
856 | 4fa551d7 | ths | void OPPROTO op_movl_pc_T0 (void) |
857 | 4fa551d7 | ths | { |
858 | 4fa551d7 | ths | env->pc = T0; |
859 | 4fa551d7 | ths | RETURN(); |
860 | 4fa551d7 | ths | } |
861 | 4fa551d7 | ths | |
862 | 4fa551d7 | ths | void OPPROTO op_movl_T0_0 (void) |
863 | 4fa551d7 | ths | { |
864 | 4fa551d7 | ths | T0 = 0;
|
865 | 4fa551d7 | ths | RETURN(); |
866 | 4fa551d7 | ths | } |
867 | 4fa551d7 | ths | |
868 | 4fa551d7 | ths | void OPPROTO op_addl_T0_T1 (void) |
869 | 4fa551d7 | ths | { |
870 | 4fa551d7 | ths | T0 += T1; |
871 | 4fa551d7 | ths | RETURN(); |
872 | 4fa551d7 | ths | } |
873 | 4fa551d7 | ths | |
874 | 4fa551d7 | ths | void OPPROTO op_subl_T0_T1 (void) |
875 | 4fa551d7 | ths | { |
876 | 4fa551d7 | ths | T0 -= T1; |
877 | 4fa551d7 | ths | RETURN(); |
878 | 4fa551d7 | ths | } |
879 | 4fa551d7 | ths | |
880 | 4fa551d7 | ths | void OPPROTO op_absl_T1_T1 (void) |
881 | 4fa551d7 | ths | { |
882 | 4fa551d7 | ths | int32_t st = T1; |
883 | 4fa551d7 | ths | |
884 | 4fa551d7 | ths | T1 = st < 0 ? -st : st;
|
885 | 4fa551d7 | ths | RETURN(); |
886 | 4fa551d7 | ths | } |
887 | 4fa551d7 | ths | |
888 | 4fa551d7 | ths | void OPPROTO op_muls_T0_T1 (void) |
889 | 4fa551d7 | ths | { |
890 | 4fa551d7 | ths | int64_t tmp, t0 ,t1; |
891 | 4fa551d7 | ths | |
892 | 4fa551d7 | ths | /* cast into signed values to make GCC sign extend these babies. */
|
893 | 4fa551d7 | ths | t0 = (int32_t)T0; |
894 | 4fa551d7 | ths | t1 = (int32_t)T1; |
895 | 4fa551d7 | ths | |
896 | 4fa551d7 | ths | tmp = t0 * t1; |
897 | 4fa551d7 | ths | T0 = tmp & 0xffffffff;
|
898 | 4fa551d7 | ths | env->pregs[REG_MOF] = tmp >> 32;
|
899 | 4fa551d7 | ths | RETURN(); |
900 | 4fa551d7 | ths | } |
901 | 4fa551d7 | ths | |
902 | 4fa551d7 | ths | void OPPROTO op_mulu_T0_T1 (void) |
903 | 4fa551d7 | ths | { |
904 | 4fa551d7 | ths | uint64_t tmp, t0 ,t1; |
905 | 4fa551d7 | ths | t0 = T0; |
906 | 4fa551d7 | ths | t1 = T1; |
907 | 4fa551d7 | ths | |
908 | 4fa551d7 | ths | tmp = t0 * t1; |
909 | 4fa551d7 | ths | T0 = tmp & 0xffffffff;
|
910 | 4fa551d7 | ths | env->pregs[REG_MOF] = tmp >> 32;
|
911 | 4fa551d7 | ths | RETURN(); |
912 | 4fa551d7 | ths | } |
913 | 4fa551d7 | ths | |
914 | 4fa551d7 | ths | void OPPROTO op_dstep_T0_T1 (void) |
915 | 4fa551d7 | ths | { |
916 | 4fa551d7 | ths | T0 <<= 1;
|
917 | 4fa551d7 | ths | if (T0 >= T1)
|
918 | 4fa551d7 | ths | T0 -= T1; |
919 | 4fa551d7 | ths | RETURN(); |
920 | 4fa551d7 | ths | } |
921 | 4fa551d7 | ths | |
922 | 4fa551d7 | ths | void OPPROTO op_orl_T0_T1 (void) |
923 | 4fa551d7 | ths | { |
924 | 4fa551d7 | ths | T0 |= T1; |
925 | 4fa551d7 | ths | RETURN(); |
926 | 4fa551d7 | ths | } |
927 | 4fa551d7 | ths | |
928 | 4fa551d7 | ths | void OPPROTO op_andl_T0_T1 (void) |
929 | 4fa551d7 | ths | { |
930 | 4fa551d7 | ths | T0 &= T1; |
931 | 4fa551d7 | ths | RETURN(); |
932 | 4fa551d7 | ths | } |
933 | 4fa551d7 | ths | |
934 | 4fa551d7 | ths | void OPPROTO op_xorl_T0_T1 (void) |
935 | 4fa551d7 | ths | { |
936 | 4fa551d7 | ths | T0 ^= T1; |
937 | 4fa551d7 | ths | RETURN(); |
938 | 4fa551d7 | ths | } |
939 | 4fa551d7 | ths | |
940 | 4fa551d7 | ths | void OPPROTO op_lsll_T0_T1 (void) |
941 | 4fa551d7 | ths | { |
942 | 4fa551d7 | ths | int s = T1;
|
943 | 4fa551d7 | ths | if (s > 31) |
944 | 4fa551d7 | ths | T0 = 0;
|
945 | 4fa551d7 | ths | else
|
946 | 4fa551d7 | ths | T0 <<= s; |
947 | 4fa551d7 | ths | RETURN(); |
948 | 4fa551d7 | ths | } |
949 | 4fa551d7 | ths | |
950 | 4fa551d7 | ths | void OPPROTO op_lsll_T0_im (void) |
951 | 4fa551d7 | ths | { |
952 | 4fa551d7 | ths | T0 <<= PARAM1; |
953 | 4fa551d7 | ths | RETURN(); |
954 | 4fa551d7 | ths | } |
955 | 4fa551d7 | ths | |
956 | 4fa551d7 | ths | void OPPROTO op_lsrl_T0_T1 (void) |
957 | 4fa551d7 | ths | { |
958 | 4fa551d7 | ths | int s = T1;
|
959 | 4fa551d7 | ths | if (s > 31) |
960 | 4fa551d7 | ths | T0 = 0;
|
961 | 4fa551d7 | ths | else
|
962 | 4fa551d7 | ths | T0 >>= s; |
963 | 4fa551d7 | ths | RETURN(); |
964 | 4fa551d7 | ths | } |
965 | 4fa551d7 | ths | |
966 | 4fa551d7 | ths | /* Rely on GCC emitting an arithmetic shift for signed right shifts. */
|
967 | 4fa551d7 | ths | void OPPROTO op_asrl_T0_T1 (void) |
968 | 4fa551d7 | ths | { |
969 | 4fa551d7 | ths | int s = T1;
|
970 | 4fa551d7 | ths | if (s > 31) |
971 | 4fa551d7 | ths | T0 = T0 & 0x80000000 ? -1 : 0; |
972 | 4fa551d7 | ths | else
|
973 | 4fa551d7 | ths | T0 = (int32_t)T0 >> s; |
974 | 4fa551d7 | ths | RETURN(); |
975 | 4fa551d7 | ths | } |
976 | 4fa551d7 | ths | |
977 | 4fa551d7 | ths | void OPPROTO op_btst_T0_T1 (void) |
978 | 4fa551d7 | ths | { |
979 | 4fa551d7 | ths | /* FIXME: clean this up. */
|
980 | 4fa551d7 | ths | |
981 | 4fa551d7 | ths | /* des ref:
|
982 | 4fa551d7 | ths | The N flag is set according to the selected bit in the dest reg.
|
983 | 4fa551d7 | ths | The Z flag is set if the selected bit and all bits to the right are
|
984 | 4fa551d7 | ths | zero.
|
985 | 4fa551d7 | ths | The destination reg is not affected.*/
|
986 | 4fa551d7 | ths | unsigned int fz, sbit, bset, mask, masked_t0; |
987 | 4fa551d7 | ths | |
988 | 4fa551d7 | ths | sbit = T1 & 31;
|
989 | 4fa551d7 | ths | bset = !!(T0 & (1 << sbit));
|
990 | 4fa551d7 | ths | mask = sbit == 31 ? -1 : (1 << (sbit + 1)) - 1; |
991 | 4fa551d7 | ths | masked_t0 = T0 & mask; |
992 | 4fa551d7 | ths | fz = !(masked_t0 | bset); |
993 | 4fa551d7 | ths | /* Set the N and Z flags accordingly. */
|
994 | 4fa551d7 | ths | T0 = (bset << 3) | (fz << 2); |
995 | 4fa551d7 | ths | RETURN(); |
996 | 4fa551d7 | ths | } |
997 | 4fa551d7 | ths | |
998 | 4fa551d7 | ths | void OPPROTO op_bound_T0_T1 (void) |
999 | 4fa551d7 | ths | { |
1000 | 4fa551d7 | ths | if (T0 > T1)
|
1001 | 4fa551d7 | ths | T0 = T1; |
1002 | 4fa551d7 | ths | RETURN(); |
1003 | 4fa551d7 | ths | } |
1004 | 4fa551d7 | ths | |
1005 | 4fa551d7 | ths | void OPPROTO op_lz_T0_T1 (void) |
1006 | 4fa551d7 | ths | { |
1007 | 941db528 | ths | T0 = clz32(T1); |
1008 | 4fa551d7 | ths | RETURN(); |
1009 | 4fa551d7 | ths | } |
1010 | 4fa551d7 | ths | |
1011 | 4fa551d7 | ths | void OPPROTO op_negl_T0_T1 (void) |
1012 | 4fa551d7 | ths | { |
1013 | 4fa551d7 | ths | T0 = -T1; |
1014 | 4fa551d7 | ths | RETURN(); |
1015 | 4fa551d7 | ths | } |
1016 | 4fa551d7 | ths | |
1017 | 4fa551d7 | ths | void OPPROTO op_negl_T1_T1 (void) |
1018 | 4fa551d7 | ths | { |
1019 | 4fa551d7 | ths | T1 = -T1; |
1020 | 4fa551d7 | ths | RETURN(); |
1021 | 4fa551d7 | ths | } |
1022 | 4fa551d7 | ths | |
1023 | 4fa551d7 | ths | void OPPROTO op_not_T0_T0 (void) |
1024 | 4fa551d7 | ths | { |
1025 | 4fa551d7 | ths | T0 = ~(T0); |
1026 | 4fa551d7 | ths | RETURN(); |
1027 | 4fa551d7 | ths | } |
1028 | 4fa551d7 | ths | void OPPROTO op_not_T1_T1 (void) |
1029 | 4fa551d7 | ths | { |
1030 | 4fa551d7 | ths | T1 = ~(T1); |
1031 | 4fa551d7 | ths | RETURN(); |
1032 | 4fa551d7 | ths | } |
1033 | 4fa551d7 | ths | |
1034 | 4fa551d7 | ths | void OPPROTO op_swapw_T0_T0 (void) |
1035 | 4fa551d7 | ths | { |
1036 | 4fa551d7 | ths | T0 = (T0 << 16) | ((T0 >> 16)); |
1037 | 4fa551d7 | ths | RETURN(); |
1038 | 4fa551d7 | ths | } |
1039 | 4fa551d7 | ths | |
1040 | 4fa551d7 | ths | void OPPROTO op_swapb_T0_T0 (void) |
1041 | 4fa551d7 | ths | { |
1042 | 4fa551d7 | ths | T0 = ((T0 << 8) & 0xff00ff00) | ((T0 >> 8) & 0x00ff00ff); |
1043 | 4fa551d7 | ths | RETURN(); |
1044 | 4fa551d7 | ths | } |
1045 | 4fa551d7 | ths | |
1046 | 4fa551d7 | ths | void OPPROTO op_swapr_T0_T0 (void) |
1047 | 4fa551d7 | ths | { |
1048 | 4fa551d7 | ths | T0 = (((T0 << 7) & 0x80808080) | |
1049 | 4fa551d7 | ths | ((T0 << 5) & 0x40404040) | |
1050 | 4fa551d7 | ths | ((T0 << 3) & 0x20202020) | |
1051 | 4fa551d7 | ths | ((T0 << 1) & 0x10101010) | |
1052 | 4fa551d7 | ths | ((T0 >> 1) & 0x08080808) | |
1053 | 4fa551d7 | ths | ((T0 >> 3) & 0x04040404) | |
1054 | 4fa551d7 | ths | ((T0 >> 5) & 0x02020202) | |
1055 | 4fa551d7 | ths | ((T0 >> 7) & 0x01010101)); |
1056 | 4fa551d7 | ths | RETURN(); |
1057 | 4fa551d7 | ths | } |
1058 | 4fa551d7 | ths | |
1059 | 4fa551d7 | ths | void OPPROTO op_tst_cc_eq (void) { |
1060 | 4fa551d7 | ths | uint32_t flags = env->pregs[SR_CCS]; |
1061 | 4fa551d7 | ths | int z_set;
|
1062 | 4fa551d7 | ths | |
1063 | 4fa551d7 | ths | z_set = !!(flags & Z_FLAG); |
1064 | 4fa551d7 | ths | T0 = z_set; |
1065 | 4fa551d7 | ths | RETURN(); |
1066 | 4fa551d7 | ths | } |
1067 | 4fa551d7 | ths | |
1068 | 4fa551d7 | ths | void OPPROTO op_tst_cc_eq_fast (void) { |
1069 | 4fa551d7 | ths | T0 = !(env->cc_result); |
1070 | 4fa551d7 | ths | RETURN(); |
1071 | 4fa551d7 | ths | } |
1072 | 4fa551d7 | ths | |
1073 | 4fa551d7 | ths | void OPPROTO op_tst_cc_ne (void) { |
1074 | 4fa551d7 | ths | uint32_t flags = env->pregs[SR_CCS]; |
1075 | 4fa551d7 | ths | int z_set;
|
1076 | 4fa551d7 | ths | |
1077 | 4fa551d7 | ths | z_set = !!(flags & Z_FLAG); |
1078 | 4fa551d7 | ths | T0 = !z_set; |
1079 | 4fa551d7 | ths | RETURN(); |
1080 | 4fa551d7 | ths | } |
1081 | 4fa551d7 | ths | void OPPROTO op_tst_cc_ne_fast (void) { |
1082 | 4fa551d7 | ths | T0 = !!(env->cc_result); |
1083 | 4fa551d7 | ths | RETURN(); |
1084 | 4fa551d7 | ths | } |
1085 | 4fa551d7 | ths | |
1086 | 4fa551d7 | ths | void OPPROTO op_tst_cc_cc (void) { |
1087 | 4fa551d7 | ths | uint32_t flags = env->pregs[SR_CCS]; |
1088 | 4fa551d7 | ths | int c_set;
|
1089 | 4fa551d7 | ths | |
1090 | 4fa551d7 | ths | c_set = !!(flags & C_FLAG); |
1091 | 4fa551d7 | ths | T0 = !c_set; |
1092 | 4fa551d7 | ths | RETURN(); |
1093 | 4fa551d7 | ths | } |
1094 | 4fa551d7 | ths | void OPPROTO op_tst_cc_cs (void) { |
1095 | 4fa551d7 | ths | uint32_t flags = env->pregs[SR_CCS]; |
1096 | 4fa551d7 | ths | int c_set;
|
1097 | 4fa551d7 | ths | |
1098 | 4fa551d7 | ths | c_set = !!(flags & C_FLAG); |
1099 | 4fa551d7 | ths | T0 = c_set; |
1100 | 4fa551d7 | ths | RETURN(); |
1101 | 4fa551d7 | ths | } |
1102 | 4fa551d7 | ths | |
1103 | 4fa551d7 | ths | void OPPROTO op_tst_cc_vc (void) { |
1104 | 4fa551d7 | ths | uint32_t flags = env->pregs[SR_CCS]; |
1105 | 4fa551d7 | ths | int v_set;
|
1106 | 4fa551d7 | ths | |
1107 | 4fa551d7 | ths | v_set = !!(flags & V_FLAG); |
1108 | 4fa551d7 | ths | T0 = !v_set; |
1109 | 4fa551d7 | ths | RETURN(); |
1110 | 4fa551d7 | ths | } |
1111 | 4fa551d7 | ths | void OPPROTO op_tst_cc_vs (void) { |
1112 | 4fa551d7 | ths | uint32_t flags = env->pregs[SR_CCS]; |
1113 | 4fa551d7 | ths | int v_set;
|
1114 | 4fa551d7 | ths | |
1115 | 4fa551d7 | ths | v_set = !!(flags & V_FLAG); |
1116 | 4fa551d7 | ths | T0 = v_set; |
1117 | 4fa551d7 | ths | RETURN(); |
1118 | 4fa551d7 | ths | } |
1119 | 4fa551d7 | ths | void OPPROTO op_tst_cc_pl (void) { |
1120 | 4fa551d7 | ths | uint32_t flags = env->pregs[SR_CCS]; |
1121 | 4fa551d7 | ths | int n_set;
|
1122 | 4fa551d7 | ths | |
1123 | 4fa551d7 | ths | n_set = !!(flags & N_FLAG); |
1124 | 4fa551d7 | ths | T0 = !n_set; |
1125 | 4fa551d7 | ths | RETURN(); |
1126 | 4fa551d7 | ths | } |
1127 | 4fa551d7 | ths | void OPPROTO op_tst_cc_pl_fast (void) { |
1128 | 4fa551d7 | ths | T0 = ((int32_t)env->cc_result) >= 0;
|
1129 | 4fa551d7 | ths | RETURN(); |
1130 | 4fa551d7 | ths | } |
1131 | 4fa551d7 | ths | |
1132 | 4fa551d7 | ths | void OPPROTO op_tst_cc_mi (void) { |
1133 | 4fa551d7 | ths | uint32_t flags = env->pregs[SR_CCS]; |
1134 | 4fa551d7 | ths | int n_set;
|
1135 | 4fa551d7 | ths | |
1136 | 4fa551d7 | ths | n_set = !!(flags & N_FLAG); |
1137 | 4fa551d7 | ths | T0 = n_set; |
1138 | 4fa551d7 | ths | RETURN(); |
1139 | 4fa551d7 | ths | } |
1140 | 4fa551d7 | ths | void OPPROTO op_tst_cc_mi_fast (void) { |
1141 | 4fa551d7 | ths | T0 = ((int32_t)env->cc_result) < 0;
|
1142 | 4fa551d7 | ths | RETURN(); |
1143 | 4fa551d7 | ths | } |
1144 | 4fa551d7 | ths | |
1145 | 4fa551d7 | ths | void OPPROTO op_tst_cc_ls (void) { |
1146 | 4fa551d7 | ths | uint32_t flags = env->pregs[SR_CCS]; |
1147 | 4fa551d7 | ths | int c_set;
|
1148 | 4fa551d7 | ths | int z_set;
|
1149 | 4fa551d7 | ths | |
1150 | 4fa551d7 | ths | c_set = !!(flags & C_FLAG); |
1151 | 4fa551d7 | ths | z_set = !!(flags & Z_FLAG); |
1152 | 4fa551d7 | ths | T0 = c_set || z_set; |
1153 | 4fa551d7 | ths | RETURN(); |
1154 | 4fa551d7 | ths | } |
1155 | 4fa551d7 | ths | void OPPROTO op_tst_cc_hi (void) { |
1156 | 4fa551d7 | ths | uint32_t flags = env->pregs[SR_CCS]; |
1157 | 4fa551d7 | ths | int z_set;
|
1158 | 4fa551d7 | ths | int c_set;
|
1159 | 4fa551d7 | ths | |
1160 | 4fa551d7 | ths | z_set = !!(flags & Z_FLAG); |
1161 | 4fa551d7 | ths | c_set = !!(flags & C_FLAG); |
1162 | 4fa551d7 | ths | T0 = !c_set && !z_set; |
1163 | 4fa551d7 | ths | RETURN(); |
1164 | 4fa551d7 | ths | |
1165 | 4fa551d7 | ths | } |
1166 | 4fa551d7 | ths | |
1167 | 4fa551d7 | ths | void OPPROTO op_tst_cc_ge (void) { |
1168 | 4fa551d7 | ths | uint32_t flags = env->pregs[SR_CCS]; |
1169 | 4fa551d7 | ths | int n_set;
|
1170 | 4fa551d7 | ths | int v_set;
|
1171 | 4fa551d7 | ths | |
1172 | 4fa551d7 | ths | n_set = !!(flags & N_FLAG); |
1173 | 4fa551d7 | ths | v_set = !!(flags & V_FLAG); |
1174 | 4fa551d7 | ths | T0 = (n_set && v_set) || (!n_set && !v_set); |
1175 | 4fa551d7 | ths | RETURN(); |
1176 | 4fa551d7 | ths | } |
1177 | 4fa551d7 | ths | |
1178 | 4fa551d7 | ths | void OPPROTO op_tst_cc_ge_fast (void) { |
1179 | 4fa551d7 | ths | T0 = ((int32_t)env->cc_src < (int32_t)env->cc_dest); |
1180 | 4fa551d7 | ths | RETURN(); |
1181 | 4fa551d7 | ths | } |
1182 | 4fa551d7 | ths | |
1183 | 4fa551d7 | ths | void OPPROTO op_tst_cc_lt (void) { |
1184 | 4fa551d7 | ths | uint32_t flags = env->pregs[SR_CCS]; |
1185 | 4fa551d7 | ths | int n_set;
|
1186 | 4fa551d7 | ths | int v_set;
|
1187 | 4fa551d7 | ths | |
1188 | 4fa551d7 | ths | n_set = !!(flags & N_FLAG); |
1189 | 4fa551d7 | ths | v_set = !!(flags & V_FLAG); |
1190 | 4fa551d7 | ths | T0 = (n_set && !v_set) || (!n_set && v_set); |
1191 | 4fa551d7 | ths | RETURN(); |
1192 | 4fa551d7 | ths | } |
1193 | 4fa551d7 | ths | |
1194 | 4fa551d7 | ths | void OPPROTO op_tst_cc_gt (void) { |
1195 | 4fa551d7 | ths | uint32_t flags = env->pregs[SR_CCS]; |
1196 | 4fa551d7 | ths | int n_set;
|
1197 | 4fa551d7 | ths | int v_set;
|
1198 | 4fa551d7 | ths | int z_set;
|
1199 | 4fa551d7 | ths | |
1200 | 4fa551d7 | ths | n_set = !!(flags & N_FLAG); |
1201 | 4fa551d7 | ths | v_set = !!(flags & V_FLAG); |
1202 | 4fa551d7 | ths | z_set = !!(flags & Z_FLAG); |
1203 | 4fa551d7 | ths | T0 = (n_set && v_set && !z_set) |
1204 | 4fa551d7 | ths | || (!n_set && !v_set && !z_set); |
1205 | 4fa551d7 | ths | RETURN(); |
1206 | 4fa551d7 | ths | } |
1207 | 4fa551d7 | ths | |
1208 | 4fa551d7 | ths | void OPPROTO op_tst_cc_le (void) { |
1209 | 4fa551d7 | ths | uint32_t flags = env->pregs[SR_CCS]; |
1210 | 4fa551d7 | ths | int n_set;
|
1211 | 4fa551d7 | ths | int v_set;
|
1212 | 4fa551d7 | ths | int z_set;
|
1213 | 4fa551d7 | ths | |
1214 | 4fa551d7 | ths | n_set = !!(flags & N_FLAG); |
1215 | 4fa551d7 | ths | v_set = !!(flags & V_FLAG); |
1216 | 4fa551d7 | ths | z_set = !!(flags & Z_FLAG); |
1217 | 4fa551d7 | ths | T0 = z_set || (n_set && !v_set) || (!n_set && v_set); |
1218 | 4fa551d7 | ths | RETURN(); |
1219 | 4fa551d7 | ths | } |
1220 | 4fa551d7 | ths | |
1221 | 4fa551d7 | ths | void OPPROTO op_tst_cc_p (void) { |
1222 | 4fa551d7 | ths | uint32_t flags = env->pregs[SR_CCS]; |
1223 | 4fa551d7 | ths | int p_set;
|
1224 | 4fa551d7 | ths | |
1225 | 4fa551d7 | ths | p_set = !!(flags & P_FLAG); |
1226 | 4fa551d7 | ths | T0 = p_set; |
1227 | 4fa551d7 | ths | RETURN(); |
1228 | 4fa551d7 | ths | } |
1229 | 4fa551d7 | ths | |
1230 | 4fa551d7 | ths | /* Evaluate the if the branch should be taken or not. Needs to be done in
|
1231 | 4fa551d7 | ths | the original sequence. The acutal branch is rescheduled to right after the
|
1232 | 4fa551d7 | ths | delay-slot. */
|
1233 | 4fa551d7 | ths | void OPPROTO op_evaluate_bcc (void) |
1234 | 4fa551d7 | ths | { |
1235 | 4fa551d7 | ths | env->btaken = T0; |
1236 | 4fa551d7 | ths | RETURN(); |
1237 | 4fa551d7 | ths | } |
1238 | 4fa551d7 | ths | |
1239 | 4fa551d7 | ths | /* this one is used on every alu op, optimize it!. */
|
1240 | 4fa551d7 | ths | void OPPROTO op_goto_if_not_x (void) |
1241 | 4fa551d7 | ths | { |
1242 | 4fa551d7 | ths | if (env->pregs[SR_CCS] & X_FLAG)
|
1243 | 4fa551d7 | ths | GOTO_LABEL_PARAM(1);
|
1244 | 4fa551d7 | ths | RETURN(); |
1245 | 4fa551d7 | ths | } |
1246 | 4fa551d7 | ths | |
1247 | 4fa551d7 | ths | void OPPROTO op_cc_jmp (void) |
1248 | 4fa551d7 | ths | { |
1249 | 4fa551d7 | ths | if (env->btaken)
|
1250 | 4fa551d7 | ths | env->pc = PARAM1; |
1251 | 4fa551d7 | ths | else
|
1252 | 4fa551d7 | ths | env->pc = PARAM2; |
1253 | 4fa551d7 | ths | RETURN(); |
1254 | 4fa551d7 | ths | } |
1255 | 4fa551d7 | ths | |
1256 | 4fa551d7 | ths | void OPPROTO op_cc_ngoto (void) |
1257 | 4fa551d7 | ths | { |
1258 | 4fa551d7 | ths | if (!env->btaken)
|
1259 | 4fa551d7 | ths | GOTO_LABEL_PARAM(1);
|
1260 | 4fa551d7 | ths | RETURN(); |
1261 | 4fa551d7 | ths | } |
1262 | 4fa551d7 | ths | |
1263 | 4fa551d7 | ths | void OPPROTO op_movl_btarget_T0 (void) |
1264 | 4fa551d7 | ths | { |
1265 | 4fa551d7 | ths | env->btarget = T0; |
1266 | 4fa551d7 | ths | RETURN(); |
1267 | 4fa551d7 | ths | } |
1268 | 4fa551d7 | ths | |
1269 | 4fa551d7 | ths | void OPPROTO op_jmp (void) |
1270 | 4fa551d7 | ths | { |
1271 | 4fa551d7 | ths | env->pc = env->btarget; |
1272 | 4fa551d7 | ths | RETURN(); |
1273 | 4fa551d7 | ths | } |
1274 | 4fa551d7 | ths | |
1275 | 4fa551d7 | ths | /* Load and store */
|
1276 | 4fa551d7 | ths | #define MEMSUFFIX _raw
|
1277 | 4fa551d7 | ths | #include "op_mem.c" |
1278 | 4fa551d7 | ths | #undef MEMSUFFIX
|
1279 | 4fa551d7 | ths | #if !defined(CONFIG_USER_ONLY)
|
1280 | 4fa551d7 | ths | #define MEMSUFFIX _user
|
1281 | 4fa551d7 | ths | #include "op_mem.c" |
1282 | 4fa551d7 | ths | #undef MEMSUFFIX
|
1283 | 4fa551d7 | ths | |
1284 | 4fa551d7 | ths | #define MEMSUFFIX _kernel
|
1285 | 4fa551d7 | ths | #include "op_mem.c" |
1286 | 4fa551d7 | ths | #undef MEMSUFFIX
|
1287 | 4fa551d7 | ths | #endif |