Revision 9596ebb7 hw/mips_malta.c

b/hw/mips_malta.c
398 398
   malta_fpga_writel
399 399
};
400 400

  
401
void malta_fpga_reset(void *opaque)
401
static void malta_fpga_reset(void *opaque)
402 402
{
403 403
    MaltaFPGAState *s = opaque;
404 404

  
......
415 415
    malta_fpga_update_display(s);
416 416
}
417 417

  
418
MaltaFPGAState *malta_fpga_init(target_phys_addr_t base, CPUState *env)
418
static MaltaFPGAState *malta_fpga_init(target_phys_addr_t base, CPUState *env)
419 419
{
420 420
    MaltaFPGAState *s;
421 421
    CharDriverState *uart_chr;

Also available in: Unified diff