Revision 9940a96b tcg/tcg-op.h
| b/tcg/tcg-op.h | ||
|---|---|---|
| 1763 | 1763 |
|
| 1764 | 1764 |
static inline void tcg_gen_nand_i32(TCGv_i32 ret, TCGv_i32 arg1, TCGv_i32 arg2) |
| 1765 | 1765 |
{
|
| 1766 |
#ifdef TCG_TARGET_HAS_nand_i32 |
|
| 1767 |
tcg_gen_op3_i32(INDEX_op_nand_i32, ret, arg1, arg2); |
|
| 1768 |
#else |
|
| 1766 | 1769 |
tcg_gen_and_i32(ret, arg1, arg2); |
| 1767 | 1770 |
tcg_gen_not_i32(ret, ret); |
| 1771 |
#endif |
|
| 1768 | 1772 |
} |
| 1769 | 1773 |
|
| 1770 | 1774 |
static inline void tcg_gen_nand_i64(TCGv_i64 ret, TCGv_i64 arg1, TCGv_i64 arg2) |
| 1771 | 1775 |
{
|
| 1776 |
#ifdef TCG_TARGET_HAS_nand_i64 |
|
| 1777 |
tcg_gen_op3_i64(INDEX_op_nand_i64, ret, arg1, arg2); |
|
| 1778 |
#elif defined(TCG_TARGET_HAS_nand_i32) && TCG_TARGET_REG_BITS == 32 |
|
| 1779 |
tcg_gen_nand_i32(TCGV_LOW(ret), TCGV_LOW(arg1), TCGV_LOW(arg2)); |
|
| 1780 |
tcg_gen_nand_i32(TCGV_HIGH(ret), TCGV_HIGH(arg1), TCGV_HIGH(arg2)); |
|
| 1781 |
#else |
|
| 1772 | 1782 |
tcg_gen_and_i64(ret, arg1, arg2); |
| 1773 | 1783 |
tcg_gen_not_i64(ret, ret); |
| 1784 |
#endif |
|
| 1774 | 1785 |
} |
| 1775 | 1786 |
|
| 1776 | 1787 |
static inline void tcg_gen_nor_i32(TCGv_i32 ret, TCGv_i32 arg1, TCGv_i32 arg2) |
Also available in: Unified diff