Statistics
| Branch: | Revision:

root / tcg / ppc64 / tcg-target.h @ 9940a96b

History | View | Annotate | Download (3.1 kB)

1
/*
2
 * Tiny Code Generator for QEMU
3
 *
4
 * Copyright (c) 2008 Fabrice Bellard
5
 *
6
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7
 * of this software and associated documentation files (the "Software"), to deal
8
 * in the Software without restriction, including without limitation the rights
9
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10
 * copies of the Software, and to permit persons to whom the Software is
11
 * furnished to do so, subject to the following conditions:
12
 *
13
 * The above copyright notice and this permission notice shall be included in
14
 * all copies or substantial portions of the Software.
15
 *
16
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22
 * THE SOFTWARE.
23
 */
24
#define TCG_TARGET_PPC64 1
25

    
26
#define TCG_TARGET_REG_BITS 64
27
#define TCG_TARGET_WORDS_BIGENDIAN
28
#define TCG_TARGET_NB_REGS 32
29

    
30
enum {
31
    TCG_REG_R0 = 0,
32
    TCG_REG_R1,
33
    TCG_REG_R2,
34
    TCG_REG_R3,
35
    TCG_REG_R4,
36
    TCG_REG_R5,
37
    TCG_REG_R6,
38
    TCG_REG_R7,
39
    TCG_REG_R8,
40
    TCG_REG_R9,
41
    TCG_REG_R10,
42
    TCG_REG_R11,
43
    TCG_REG_R12,
44
    TCG_REG_R13,
45
    TCG_REG_R14,
46
    TCG_REG_R15,
47
    TCG_REG_R16,
48
    TCG_REG_R17,
49
    TCG_REG_R18,
50
    TCG_REG_R19,
51
    TCG_REG_R20,
52
    TCG_REG_R21,
53
    TCG_REG_R22,
54
    TCG_REG_R23,
55
    TCG_REG_R24,
56
    TCG_REG_R25,
57
    TCG_REG_R26,
58
    TCG_REG_R27,
59
    TCG_REG_R28,
60
    TCG_REG_R29,
61
    TCG_REG_R30,
62
    TCG_REG_R31
63
};
64

    
65
/* used for function call generation */
66
#define TCG_REG_CALL_STACK TCG_REG_R1
67
#define TCG_TARGET_STACK_ALIGN 16
68
#define TCG_TARGET_CALL_STACK_OFFSET 48
69

    
70
/* optional instructions */
71
#define TCG_TARGET_HAS_div_i32
72
/* #define TCG_TARGET_HAS_rot_i32 */
73
#define TCG_TARGET_HAS_ext8s_i32
74
#define TCG_TARGET_HAS_ext16s_i32
75
/* #define TCG_TARGET_HAS_ext8u_i32 */
76
/* #define TCG_TARGET_HAS_ext16u_i32 */
77
/* #define TCG_TARGET_HAS_bswap16_i32 */
78
/* #define TCG_TARGET_HAS_bswap32_i32 */
79
/* #define TCG_TARGET_HAS_not_i32 */
80
#define TCG_TARGET_HAS_neg_i32
81
/* #define TCG_TARGET_HAS_andc_i32 */
82
/* #define TCG_TARGET_HAS_orc_i32 */
83
/* #define TCG_TARGET_HAS_eqv_i32 */
84
/* #define TCG_TARGET_HAS_nand_i32 */
85

    
86
#define TCG_TARGET_HAS_div_i64
87
/* #define TCG_TARGET_HAS_rot_i64 */
88
#define TCG_TARGET_HAS_ext8s_i64
89
#define TCG_TARGET_HAS_ext16s_i64
90
#define TCG_TARGET_HAS_ext32s_i64
91
/* #define TCG_TARGET_HAS_ext8u_i64 */
92
/* #define TCG_TARGET_HAS_ext16u_i64 */
93
/* #define TCG_TARGET_HAS_ext32u_i64 */
94
/* #define TCG_TARGET_HAS_bswap16_i64 */
95
/* #define TCG_TARGET_HAS_bswap32_i64 */
96
/* #define TCG_TARGET_HAS_bswap64_i64 */
97
/* #define TCG_TARGET_HAS_not_i64 */
98
#define TCG_TARGET_HAS_neg_i64
99
/* #define TCG_TARGET_HAS_andc_i64 */
100
/* #define TCG_TARGET_HAS_orc_i64 */
101
/* #define TCG_TARGET_HAS_eqv_i64 */
102
/* #define TCG_TARGET_HAS_nand_i64 */
103

    
104
#define TCG_AREG0 TCG_REG_R27
105

    
106
#define TCG_TARGET_HAS_GUEST_BASE