Statistics
| Branch: | Revision:

root / target-i386 / exec.h @ 9951bf39

History | View | Annotate | Download (12.2 kB)

1 2c0262af bellard
/*
2 2c0262af bellard
 *  i386 execution defines 
3 2c0262af bellard
 *
4 2c0262af bellard
 *  Copyright (c) 2003 Fabrice Bellard
5 2c0262af bellard
 *
6 2c0262af bellard
 * This library is free software; you can redistribute it and/or
7 2c0262af bellard
 * modify it under the terms of the GNU Lesser General Public
8 2c0262af bellard
 * License as published by the Free Software Foundation; either
9 2c0262af bellard
 * version 2 of the License, or (at your option) any later version.
10 2c0262af bellard
 *
11 2c0262af bellard
 * This library is distributed in the hope that it will be useful,
12 2c0262af bellard
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 2c0262af bellard
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14 2c0262af bellard
 * Lesser General Public License for more details.
15 2c0262af bellard
 *
16 2c0262af bellard
 * You should have received a copy of the GNU Lesser General Public
17 2c0262af bellard
 * License along with this library; if not, write to the Free Software
18 2c0262af bellard
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19 2c0262af bellard
 */
20 2c0262af bellard
#include "dyngen-exec.h"
21 2c0262af bellard
22 2c0262af bellard
/* at least 4 register variables are defines */
23 2c0262af bellard
register struct CPUX86State *env asm(AREG0);
24 2c0262af bellard
register uint32_t T0 asm(AREG1);
25 2c0262af bellard
register uint32_t T1 asm(AREG2);
26 2c0262af bellard
register uint32_t T2 asm(AREG3);
27 2c0262af bellard
28 2c0262af bellard
#define A0 T2
29 2c0262af bellard
30 2c0262af bellard
/* if more registers are available, we define some registers too */
31 2c0262af bellard
#ifdef AREG4
32 2c0262af bellard
register uint32_t EAX asm(AREG4);
33 2c0262af bellard
#define reg_EAX
34 2c0262af bellard
#endif
35 2c0262af bellard
36 2c0262af bellard
#ifdef AREG5
37 2c0262af bellard
register uint32_t ESP asm(AREG5);
38 2c0262af bellard
#define reg_ESP
39 2c0262af bellard
#endif
40 2c0262af bellard
41 2c0262af bellard
#ifdef AREG6
42 2c0262af bellard
register uint32_t EBP asm(AREG6);
43 2c0262af bellard
#define reg_EBP
44 2c0262af bellard
#endif
45 2c0262af bellard
46 2c0262af bellard
#ifdef AREG7
47 2c0262af bellard
register uint32_t ECX asm(AREG7);
48 2c0262af bellard
#define reg_ECX
49 2c0262af bellard
#endif
50 2c0262af bellard
51 2c0262af bellard
#ifdef AREG8
52 2c0262af bellard
register uint32_t EDX asm(AREG8);
53 2c0262af bellard
#define reg_EDX
54 2c0262af bellard
#endif
55 2c0262af bellard
56 2c0262af bellard
#ifdef AREG9
57 2c0262af bellard
register uint32_t EBX asm(AREG9);
58 2c0262af bellard
#define reg_EBX
59 2c0262af bellard
#endif
60 2c0262af bellard
61 2c0262af bellard
#ifdef AREG10
62 2c0262af bellard
register uint32_t ESI asm(AREG10);
63 2c0262af bellard
#define reg_ESI
64 2c0262af bellard
#endif
65 2c0262af bellard
66 2c0262af bellard
#ifdef AREG11
67 2c0262af bellard
register uint32_t EDI asm(AREG11);
68 2c0262af bellard
#define reg_EDI
69 2c0262af bellard
#endif
70 2c0262af bellard
71 2c0262af bellard
extern FILE *logfile;
72 2c0262af bellard
extern int loglevel;
73 2c0262af bellard
74 2c0262af bellard
#ifndef reg_EAX
75 2c0262af bellard
#define EAX (env->regs[R_EAX])
76 2c0262af bellard
#endif
77 2c0262af bellard
#ifndef reg_ECX
78 2c0262af bellard
#define ECX (env->regs[R_ECX])
79 2c0262af bellard
#endif
80 2c0262af bellard
#ifndef reg_EDX
81 2c0262af bellard
#define EDX (env->regs[R_EDX])
82 2c0262af bellard
#endif
83 2c0262af bellard
#ifndef reg_EBX
84 2c0262af bellard
#define EBX (env->regs[R_EBX])
85 2c0262af bellard
#endif
86 2c0262af bellard
#ifndef reg_ESP
87 2c0262af bellard
#define ESP (env->regs[R_ESP])
88 2c0262af bellard
#endif
89 2c0262af bellard
#ifndef reg_EBP
90 2c0262af bellard
#define EBP (env->regs[R_EBP])
91 2c0262af bellard
#endif
92 2c0262af bellard
#ifndef reg_ESI
93 2c0262af bellard
#define ESI (env->regs[R_ESI])
94 2c0262af bellard
#endif
95 2c0262af bellard
#ifndef reg_EDI
96 2c0262af bellard
#define EDI (env->regs[R_EDI])
97 2c0262af bellard
#endif
98 2c0262af bellard
#define EIP  (env->eip)
99 2c0262af bellard
#define DF  (env->df)
100 2c0262af bellard
101 2c0262af bellard
#define CC_SRC (env->cc_src)
102 2c0262af bellard
#define CC_DST (env->cc_dst)
103 2c0262af bellard
#define CC_OP  (env->cc_op)
104 2c0262af bellard
105 2c0262af bellard
/* float macros */
106 2c0262af bellard
#define FT0    (env->ft0)
107 2c0262af bellard
#define ST0    (env->fpregs[env->fpstt])
108 2c0262af bellard
#define ST(n)  (env->fpregs[(env->fpstt + (n)) & 7])
109 2c0262af bellard
#define ST1    ST(1)
110 2c0262af bellard
111 2c0262af bellard
#ifdef USE_FP_CONVERT
112 2c0262af bellard
#define FP_CONVERT  (env->fp_convert)
113 2c0262af bellard
#endif
114 2c0262af bellard
115 2c0262af bellard
#include "cpu.h"
116 2c0262af bellard
#include "exec-all.h"
117 2c0262af bellard
118 2c0262af bellard
typedef struct CCTable {
119 2c0262af bellard
    int (*compute_all)(void); /* return all the flags */
120 2c0262af bellard
    int (*compute_c)(void);  /* return the C flag */
121 2c0262af bellard
} CCTable;
122 2c0262af bellard
123 2c0262af bellard
extern CCTable cc_table[];
124 2c0262af bellard
125 2c0262af bellard
void load_seg(int seg_reg, int selector, unsigned cur_eip);
126 2c0262af bellard
void helper_ljmp_protected_T0_T1(void);
127 2c0262af bellard
void helper_lcall_real_T0_T1(int shift, int next_eip);
128 2c0262af bellard
void helper_lcall_protected_T0_T1(int shift, int next_eip);
129 2c0262af bellard
void helper_iret_real(int shift);
130 2c0262af bellard
void helper_iret_protected(int shift);
131 2c0262af bellard
void helper_lret_protected(int shift, int addend);
132 2c0262af bellard
void helper_lldt_T0(void);
133 2c0262af bellard
void helper_ltr_T0(void);
134 2c0262af bellard
void helper_movl_crN_T0(int reg);
135 2c0262af bellard
void helper_movl_drN_T0(int reg);
136 2c0262af bellard
void helper_invlpg(unsigned int addr);
137 2c0262af bellard
void cpu_x86_update_cr0(CPUX86State *env);
138 2c0262af bellard
void cpu_x86_update_cr3(CPUX86State *env);
139 2c0262af bellard
void cpu_x86_flush_tlb(CPUX86State *env, uint32_t addr);
140 61382a50 bellard
int cpu_x86_handle_mmu_fault(CPUX86State *env, uint32_t addr, 
141 61382a50 bellard
                             int is_write, int is_user, int is_softmmu);
142 61382a50 bellard
void tlb_fill(unsigned long addr, int is_write, int is_user, 
143 61382a50 bellard
              void *retaddr);
144 2c0262af bellard
void __hidden cpu_lock(void);
145 2c0262af bellard
void __hidden cpu_unlock(void);
146 2c0262af bellard
void do_interrupt(int intno, int is_int, int error_code, 
147 2c0262af bellard
                  unsigned int next_eip, int is_hw);
148 2c0262af bellard
void do_interrupt_user(int intno, int is_int, int error_code, 
149 2c0262af bellard
                       unsigned int next_eip);
150 2c0262af bellard
void raise_interrupt(int intno, int is_int, int error_code, 
151 2c0262af bellard
                     unsigned int next_eip);
152 2c0262af bellard
void raise_exception_err(int exception_index, int error_code);
153 2c0262af bellard
void raise_exception(int exception_index);
154 2c0262af bellard
void __hidden cpu_loop_exit(void);
155 2c0262af bellard
void helper_fsave(uint8_t *ptr, int data32);
156 2c0262af bellard
void helper_frstor(uint8_t *ptr, int data32);
157 2c0262af bellard
158 2c0262af bellard
void OPPROTO op_movl_eflags_T0(void);
159 2c0262af bellard
void OPPROTO op_movl_T0_eflags(void);
160 2c0262af bellard
void raise_interrupt(int intno, int is_int, int error_code, 
161 2c0262af bellard
                     unsigned int next_eip);
162 2c0262af bellard
void raise_exception_err(int exception_index, int error_code);
163 2c0262af bellard
void raise_exception(int exception_index);
164 2c0262af bellard
void helper_divl_EAX_T0(uint32_t eip);
165 2c0262af bellard
void helper_idivl_EAX_T0(uint32_t eip);
166 2c0262af bellard
void helper_cmpxchg8b(void);
167 2c0262af bellard
void helper_cpuid(void);
168 2c0262af bellard
void helper_rdtsc(void);
169 2c0262af bellard
void helper_rdmsr(void);
170 2c0262af bellard
void helper_wrmsr(void);
171 2c0262af bellard
void helper_lsl(void);
172 2c0262af bellard
void helper_lar(void);
173 2c0262af bellard
174 9951bf39 bellard
/* XXX: move that to a generic header */
175 9951bf39 bellard
#if !defined(CONFIG_USER_ONLY)
176 9951bf39 bellard
177 9951bf39 bellard
#define ldul_user ldl_user
178 9951bf39 bellard
#define ldul_kernel ldl_kernel
179 9951bf39 bellard
180 9951bf39 bellard
#define ACCESS_TYPE 0
181 9951bf39 bellard
#define MEMSUFFIX _kernel
182 9951bf39 bellard
#define DATA_SIZE 1
183 9951bf39 bellard
#include "softmmu_header.h"
184 9951bf39 bellard
185 9951bf39 bellard
#define DATA_SIZE 2
186 9951bf39 bellard
#include "softmmu_header.h"
187 9951bf39 bellard
188 9951bf39 bellard
#define DATA_SIZE 4
189 9951bf39 bellard
#include "softmmu_header.h"
190 9951bf39 bellard
191 9951bf39 bellard
#define DATA_SIZE 8
192 9951bf39 bellard
#include "softmmu_header.h"
193 9951bf39 bellard
#undef ACCESS_TYPE
194 9951bf39 bellard
#undef MEMSUFFIX
195 9951bf39 bellard
196 9951bf39 bellard
#define ACCESS_TYPE 1
197 9951bf39 bellard
#define MEMSUFFIX _user
198 9951bf39 bellard
#define DATA_SIZE 1
199 9951bf39 bellard
#include "softmmu_header.h"
200 9951bf39 bellard
201 9951bf39 bellard
#define DATA_SIZE 2
202 9951bf39 bellard
#include "softmmu_header.h"
203 9951bf39 bellard
204 9951bf39 bellard
#define DATA_SIZE 4
205 9951bf39 bellard
#include "softmmu_header.h"
206 9951bf39 bellard
207 9951bf39 bellard
#define DATA_SIZE 8
208 9951bf39 bellard
#include "softmmu_header.h"
209 9951bf39 bellard
#undef ACCESS_TYPE
210 9951bf39 bellard
#undef MEMSUFFIX
211 9951bf39 bellard
212 9951bf39 bellard
/* these access are slower, they must be as rare as possible */
213 9951bf39 bellard
#define ACCESS_TYPE 2
214 9951bf39 bellard
#define MEMSUFFIX _data
215 9951bf39 bellard
#define DATA_SIZE 1
216 9951bf39 bellard
#include "softmmu_header.h"
217 9951bf39 bellard
218 9951bf39 bellard
#define DATA_SIZE 2
219 9951bf39 bellard
#include "softmmu_header.h"
220 9951bf39 bellard
221 9951bf39 bellard
#define DATA_SIZE 4
222 9951bf39 bellard
#include "softmmu_header.h"
223 9951bf39 bellard
224 9951bf39 bellard
#define DATA_SIZE 8
225 9951bf39 bellard
#include "softmmu_header.h"
226 9951bf39 bellard
#undef ACCESS_TYPE
227 9951bf39 bellard
#undef MEMSUFFIX
228 9951bf39 bellard
229 9951bf39 bellard
#define ldub(p) ldub_data(p)
230 9951bf39 bellard
#define ldsb(p) ldsb_data(p)
231 9951bf39 bellard
#define lduw(p) lduw_data(p)
232 9951bf39 bellard
#define ldsw(p) ldsw_data(p)
233 9951bf39 bellard
#define ldl(p) ldl_data(p)
234 9951bf39 bellard
#define ldq(p) ldq_data(p)
235 9951bf39 bellard
236 9951bf39 bellard
#define stb(p, v) stb_data(p, v)
237 9951bf39 bellard
#define stw(p, v) stw_data(p, v)
238 9951bf39 bellard
#define stl(p, v) stl_data(p, v)
239 9951bf39 bellard
#define stq(p, v) stq_data(p, v)
240 9951bf39 bellard
241 9951bf39 bellard
static inline double ldfq(void *ptr)
242 9951bf39 bellard
{
243 9951bf39 bellard
    union {
244 9951bf39 bellard
        double d;
245 9951bf39 bellard
        uint64_t i;
246 9951bf39 bellard
    } u;
247 9951bf39 bellard
    u.i = ldq(ptr);
248 9951bf39 bellard
    return u.d;
249 9951bf39 bellard
}
250 9951bf39 bellard
251 9951bf39 bellard
static inline void stfq(void *ptr, double v)
252 9951bf39 bellard
{
253 9951bf39 bellard
    union {
254 9951bf39 bellard
        double d;
255 9951bf39 bellard
        uint64_t i;
256 9951bf39 bellard
    } u;
257 9951bf39 bellard
    u.d = v;
258 9951bf39 bellard
    stq(ptr, u.i);
259 9951bf39 bellard
}
260 9951bf39 bellard
261 9951bf39 bellard
static inline float ldfl(void *ptr)
262 9951bf39 bellard
{
263 9951bf39 bellard
    union {
264 9951bf39 bellard
        float f;
265 9951bf39 bellard
        uint32_t i;
266 9951bf39 bellard
    } u;
267 9951bf39 bellard
    u.i = ldl(ptr);
268 9951bf39 bellard
    return u.f;
269 9951bf39 bellard
}
270 9951bf39 bellard
271 9951bf39 bellard
static inline void stfl(void *ptr, float v)
272 9951bf39 bellard
{
273 9951bf39 bellard
    union {
274 9951bf39 bellard
        float f;
275 9951bf39 bellard
        uint32_t i;
276 9951bf39 bellard
    } u;
277 9951bf39 bellard
    u.f = v;
278 9951bf39 bellard
    stl(ptr, u.i);
279 9951bf39 bellard
}
280 9951bf39 bellard
281 9951bf39 bellard
#endif /* !defined(CONFIG_USER_ONLY) */
282 9951bf39 bellard
283 2c0262af bellard
#ifdef USE_X86LDOUBLE
284 2c0262af bellard
/* use long double functions */
285 2c0262af bellard
#define lrint lrintl
286 2c0262af bellard
#define llrint llrintl
287 2c0262af bellard
#define fabs fabsl
288 2c0262af bellard
#define sin sinl
289 2c0262af bellard
#define cos cosl
290 2c0262af bellard
#define sqrt sqrtl
291 2c0262af bellard
#define pow powl
292 2c0262af bellard
#define log logl
293 2c0262af bellard
#define tan tanl
294 2c0262af bellard
#define atan2 atan2l
295 2c0262af bellard
#define floor floorl
296 2c0262af bellard
#define ceil ceill
297 2c0262af bellard
#define rint rintl
298 2c0262af bellard
#endif
299 2c0262af bellard
300 2c0262af bellard
extern int lrint(CPU86_LDouble x);
301 2c0262af bellard
extern int64_t llrint(CPU86_LDouble x);
302 2c0262af bellard
extern CPU86_LDouble fabs(CPU86_LDouble x);
303 2c0262af bellard
extern CPU86_LDouble sin(CPU86_LDouble x);
304 2c0262af bellard
extern CPU86_LDouble cos(CPU86_LDouble x);
305 2c0262af bellard
extern CPU86_LDouble sqrt(CPU86_LDouble x);
306 2c0262af bellard
extern CPU86_LDouble pow(CPU86_LDouble, CPU86_LDouble);
307 2c0262af bellard
extern CPU86_LDouble log(CPU86_LDouble x);
308 2c0262af bellard
extern CPU86_LDouble tan(CPU86_LDouble x);
309 2c0262af bellard
extern CPU86_LDouble atan2(CPU86_LDouble, CPU86_LDouble);
310 2c0262af bellard
extern CPU86_LDouble floor(CPU86_LDouble x);
311 2c0262af bellard
extern CPU86_LDouble ceil(CPU86_LDouble x);
312 2c0262af bellard
extern CPU86_LDouble rint(CPU86_LDouble x);
313 2c0262af bellard
314 2c0262af bellard
#define RC_MASK         0xc00
315 2c0262af bellard
#define RC_NEAR                0x000
316 2c0262af bellard
#define RC_DOWN                0x400
317 2c0262af bellard
#define RC_UP                0x800
318 2c0262af bellard
#define RC_CHOP                0xc00
319 2c0262af bellard
320 2c0262af bellard
#define MAXTAN 9223372036854775808.0
321 2c0262af bellard
322 2c0262af bellard
#ifdef __arm__
323 2c0262af bellard
/* we have no way to do correct rounding - a FPU emulator is needed */
324 2c0262af bellard
#define FE_DOWNWARD   FE_TONEAREST
325 2c0262af bellard
#define FE_UPWARD     FE_TONEAREST
326 2c0262af bellard
#define FE_TOWARDZERO FE_TONEAREST
327 2c0262af bellard
#endif
328 2c0262af bellard
329 2c0262af bellard
#ifdef USE_X86LDOUBLE
330 2c0262af bellard
331 2c0262af bellard
/* only for x86 */
332 2c0262af bellard
typedef union {
333 2c0262af bellard
    long double d;
334 2c0262af bellard
    struct {
335 2c0262af bellard
        unsigned long long lower;
336 2c0262af bellard
        unsigned short upper;
337 2c0262af bellard
    } l;
338 2c0262af bellard
} CPU86_LDoubleU;
339 2c0262af bellard
340 2c0262af bellard
/* the following deal with x86 long double-precision numbers */
341 2c0262af bellard
#define MAXEXPD 0x7fff
342 2c0262af bellard
#define EXPBIAS 16383
343 2c0262af bellard
#define EXPD(fp)        (fp.l.upper & 0x7fff)
344 2c0262af bellard
#define SIGND(fp)        ((fp.l.upper) & 0x8000)
345 2c0262af bellard
#define MANTD(fp)       (fp.l.lower)
346 2c0262af bellard
#define BIASEXPONENT(fp) fp.l.upper = (fp.l.upper & ~(0x7fff)) | EXPBIAS
347 2c0262af bellard
348 2c0262af bellard
#else
349 2c0262af bellard
350 2c0262af bellard
/* NOTE: arm is horrible as double 32 bit words are stored in big endian ! */
351 2c0262af bellard
typedef union {
352 2c0262af bellard
    double d;
353 2c0262af bellard
#if !defined(WORDS_BIGENDIAN) && !defined(__arm__)
354 2c0262af bellard
    struct {
355 2c0262af bellard
        uint32_t lower;
356 2c0262af bellard
        int32_t upper;
357 2c0262af bellard
    } l;
358 2c0262af bellard
#else
359 2c0262af bellard
    struct {
360 2c0262af bellard
        int32_t upper;
361 2c0262af bellard
        uint32_t lower;
362 2c0262af bellard
    } l;
363 2c0262af bellard
#endif
364 2c0262af bellard
#ifndef __arm__
365 2c0262af bellard
    int64_t ll;
366 2c0262af bellard
#endif
367 2c0262af bellard
} CPU86_LDoubleU;
368 2c0262af bellard
369 2c0262af bellard
/* the following deal with IEEE double-precision numbers */
370 2c0262af bellard
#define MAXEXPD 0x7ff
371 2c0262af bellard
#define EXPBIAS 1023
372 2c0262af bellard
#define EXPD(fp)        (((fp.l.upper) >> 20) & 0x7FF)
373 2c0262af bellard
#define SIGND(fp)        ((fp.l.upper) & 0x80000000)
374 2c0262af bellard
#ifdef __arm__
375 2c0262af bellard
#define MANTD(fp)        (fp.l.lower | ((uint64_t)(fp.l.upper & ((1 << 20) - 1)) << 32))
376 2c0262af bellard
#else
377 2c0262af bellard
#define MANTD(fp)        (fp.ll & ((1LL << 52) - 1))
378 2c0262af bellard
#endif
379 2c0262af bellard
#define BIASEXPONENT(fp) fp.l.upper = (fp.l.upper & ~(0x7ff << 20)) | (EXPBIAS << 20)
380 2c0262af bellard
#endif
381 2c0262af bellard
382 2c0262af bellard
static inline void fpush(void)
383 2c0262af bellard
{
384 2c0262af bellard
    env->fpstt = (env->fpstt - 1) & 7;
385 2c0262af bellard
    env->fptags[env->fpstt] = 0; /* validate stack entry */
386 2c0262af bellard
}
387 2c0262af bellard
388 2c0262af bellard
static inline void fpop(void)
389 2c0262af bellard
{
390 2c0262af bellard
    env->fptags[env->fpstt] = 1; /* invvalidate stack entry */
391 2c0262af bellard
    env->fpstt = (env->fpstt + 1) & 7;
392 2c0262af bellard
}
393 2c0262af bellard
394 2c0262af bellard
#ifndef USE_X86LDOUBLE
395 2c0262af bellard
static inline CPU86_LDouble helper_fldt(uint8_t *ptr)
396 2c0262af bellard
{
397 2c0262af bellard
    CPU86_LDoubleU temp;
398 2c0262af bellard
    int upper, e;
399 2c0262af bellard
    uint64_t ll;
400 2c0262af bellard
401 2c0262af bellard
    /* mantissa */
402 2c0262af bellard
    upper = lduw(ptr + 8);
403 2c0262af bellard
    /* XXX: handle overflow ? */
404 2c0262af bellard
    e = (upper & 0x7fff) - 16383 + EXPBIAS; /* exponent */
405 2c0262af bellard
    e |= (upper >> 4) & 0x800; /* sign */
406 2c0262af bellard
    ll = (ldq(ptr) >> 11) & ((1LL << 52) - 1);
407 2c0262af bellard
#ifdef __arm__
408 2c0262af bellard
    temp.l.upper = (e << 20) | (ll >> 32);
409 2c0262af bellard
    temp.l.lower = ll;
410 2c0262af bellard
#else
411 2c0262af bellard
    temp.ll = ll | ((uint64_t)e << 52);
412 2c0262af bellard
#endif
413 2c0262af bellard
    return temp.d;
414 2c0262af bellard
}
415 2c0262af bellard
416 2c0262af bellard
static inline void helper_fstt(CPU86_LDouble f, uint8_t *ptr)
417 2c0262af bellard
{
418 2c0262af bellard
    CPU86_LDoubleU temp;
419 2c0262af bellard
    int e;
420 2c0262af bellard
421 2c0262af bellard
    temp.d = f;
422 2c0262af bellard
    /* mantissa */
423 2c0262af bellard
    stq(ptr, (MANTD(temp) << 11) | (1LL << 63));
424 2c0262af bellard
    /* exponent + sign */
425 2c0262af bellard
    e = EXPD(temp) - EXPBIAS + 16383;
426 2c0262af bellard
    e |= SIGND(temp) >> 16;
427 2c0262af bellard
    stw(ptr + 8, e);
428 2c0262af bellard
}
429 9951bf39 bellard
#else
430 9951bf39 bellard
431 9951bf39 bellard
/* XXX: same endianness assumed */
432 9951bf39 bellard
433 9951bf39 bellard
#ifdef CONFIG_USER_ONLY
434 9951bf39 bellard
435 9951bf39 bellard
static inline CPU86_LDouble helper_fldt(uint8_t *ptr)
436 9951bf39 bellard
{
437 9951bf39 bellard
    return *(CPU86_LDouble *)ptr;
438 9951bf39 bellard
}
439 9951bf39 bellard
440 9951bf39 bellard
static inline void helper_fstt(CPU86_LDouble f, uint8_t *ptr)
441 9951bf39 bellard
{
442 9951bf39 bellard
    *(CPU86_LDouble *)ptr = f;
443 9951bf39 bellard
}
444 9951bf39 bellard
445 9951bf39 bellard
#else
446 9951bf39 bellard
447 9951bf39 bellard
/* we use memory access macros */
448 9951bf39 bellard
449 9951bf39 bellard
static inline CPU86_LDouble helper_fldt(uint8_t *ptr)
450 9951bf39 bellard
{
451 9951bf39 bellard
    CPU86_LDoubleU temp;
452 9951bf39 bellard
453 9951bf39 bellard
    temp.l.lower = ldq(ptr);
454 9951bf39 bellard
    temp.l.upper = lduw(ptr + 8);
455 9951bf39 bellard
    return temp.d;
456 9951bf39 bellard
}
457 9951bf39 bellard
458 9951bf39 bellard
static inline void helper_fstt(CPU86_LDouble f, uint8_t *ptr)
459 9951bf39 bellard
{
460 9951bf39 bellard
    CPU86_LDoubleU temp;
461 9951bf39 bellard
    
462 9951bf39 bellard
    temp.d = f;
463 9951bf39 bellard
    stq(ptr, temp.l.lower);
464 9951bf39 bellard
    stw(ptr + 8, temp.l.upper);
465 9951bf39 bellard
}
466 9951bf39 bellard
467 9951bf39 bellard
#endif /* !CONFIG_USER_ONLY */
468 9951bf39 bellard
469 9951bf39 bellard
#endif /* USE_X86LDOUBLE */
470 2c0262af bellard
471 2c0262af bellard
const CPU86_LDouble f15rk[7];
472 2c0262af bellard
473 2c0262af bellard
void helper_fldt_ST0_A0(void);
474 2c0262af bellard
void helper_fstt_ST0_A0(void);
475 2c0262af bellard
void helper_fbld_ST0_A0(void);
476 2c0262af bellard
void helper_fbst_ST0_A0(void);
477 2c0262af bellard
void helper_f2xm1(void);
478 2c0262af bellard
void helper_fyl2x(void);
479 2c0262af bellard
void helper_fptan(void);
480 2c0262af bellard
void helper_fpatan(void);
481 2c0262af bellard
void helper_fxtract(void);
482 2c0262af bellard
void helper_fprem1(void);
483 2c0262af bellard
void helper_fprem(void);
484 2c0262af bellard
void helper_fyl2xp1(void);
485 2c0262af bellard
void helper_fsqrt(void);
486 2c0262af bellard
void helper_fsincos(void);
487 2c0262af bellard
void helper_frndint(void);
488 2c0262af bellard
void helper_fscale(void);
489 2c0262af bellard
void helper_fsin(void);
490 2c0262af bellard
void helper_fcos(void);
491 2c0262af bellard
void helper_fxam_ST0(void);
492 2c0262af bellard
void helper_fstenv(uint8_t *ptr, int data32);
493 2c0262af bellard
void helper_fldenv(uint8_t *ptr, int data32);
494 2c0262af bellard
void helper_fsave(uint8_t *ptr, int data32);
495 2c0262af bellard
void helper_frstor(uint8_t *ptr, int data32);
496 2c0262af bellard
497 2c0262af bellard
const uint8_t parity_table[256];
498 2c0262af bellard
const uint8_t rclw_table[32];
499 2c0262af bellard
const uint8_t rclb_table[32];
500 2c0262af bellard
501 2c0262af bellard
static inline uint32_t compute_eflags(void)
502 2c0262af bellard
{
503 2c0262af bellard
    return env->eflags | cc_table[CC_OP].compute_all() | (DF & DF_MASK);
504 2c0262af bellard
}
505 2c0262af bellard
506 2c0262af bellard
#define FL_UPDATE_MASK32 (TF_MASK | AC_MASK | ID_MASK)
507 2c0262af bellard
508 2c0262af bellard
#define FL_UPDATE_CPL0_MASK (TF_MASK | IF_MASK | IOPL_MASK | NT_MASK | \
509 2c0262af bellard
                             RF_MASK | AC_MASK | ID_MASK)
510 2c0262af bellard
511 2c0262af bellard
/* NOTE: CC_OP must be modified manually to CC_OP_EFLAGS */
512 2c0262af bellard
static inline void load_eflags(int eflags, int update_mask)
513 2c0262af bellard
{
514 2c0262af bellard
    CC_SRC = eflags & (CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C);
515 2c0262af bellard
    DF = 1 - (2 * ((eflags >> 10) & 1));
516 2c0262af bellard
    env->eflags = (env->eflags & ~update_mask) | 
517 2c0262af bellard
        (eflags & update_mask);
518 2c0262af bellard
}