Revision 99a0949b hw/arm_timer.c

b/hw/arm_timer.c
42 42
    }
43 43
}
44 44

  
45
static uint32_t arm_timer_read(void *opaque, target_phys_addr_t offset)
45
static uint32_t arm_timer_read(void *opaque, a_target_phys_addr offset)
46 46
{
47 47
    arm_timer_state *s = (arm_timer_state *)opaque;
48 48

  
......
84 84
    ptimer_set_limit(s->timer, limit, reload);
85 85
}
86 86

  
87
static void arm_timer_write(void *opaque, target_phys_addr_t offset,
87
static void arm_timer_write(void *opaque, a_target_phys_addr offset,
88 88
                            uint32_t value)
89 89
{
90 90
    arm_timer_state *s = (arm_timer_state *)opaque;
......
199 199
    qemu_set_irq(s->irq, s->level[0] || s->level[1]);
200 200
}
201 201

  
202
static uint32_t sp804_read(void *opaque, target_phys_addr_t offset)
202
static uint32_t sp804_read(void *opaque, a_target_phys_addr offset)
203 203
{
204 204
    sp804_state *s = (sp804_state *)opaque;
205 205

  
......
211 211
    }
212 212
}
213 213

  
214
static void sp804_write(void *opaque, target_phys_addr_t offset,
214
static void sp804_write(void *opaque, a_target_phys_addr offset,
215 215
                        uint32_t value)
216 216
{
217 217
    sp804_state *s = (sp804_state *)opaque;
......
283 283
    arm_timer_state *timer[3];
284 284
} icp_pit_state;
285 285

  
286
static uint32_t icp_pit_read(void *opaque, target_phys_addr_t offset)
286
static uint32_t icp_pit_read(void *opaque, a_target_phys_addr offset)
287 287
{
288 288
    icp_pit_state *s = (icp_pit_state *)opaque;
289 289
    int n;
......
297 297
    return arm_timer_read(s->timer[n], offset & 0xff);
298 298
}
299 299

  
300
static void icp_pit_write(void *opaque, target_phys_addr_t offset,
300
static void icp_pit_write(void *opaque, a_target_phys_addr offset,
301 301
                          uint32_t value)
302 302
{
303 303
    icp_pit_state *s = (icp_pit_state *)opaque;

Also available in: Unified diff