Revision 99a0949b hw/hpet.c

b/hw/hpet.c
270 270
}
271 271

  
272 272
#ifdef HPET_DEBUG
273
static uint32_t hpet_ram_readb(void *opaque, target_phys_addr_t addr)
273
static uint32_t hpet_ram_readb(void *opaque, a_target_phys_addr addr)
274 274
{
275 275
    printf("qemu: hpet_read b at %" PRIx64 "\n", addr);
276 276
    return 0;
277 277
}
278 278

  
279
static uint32_t hpet_ram_readw(void *opaque, target_phys_addr_t addr)
279
static uint32_t hpet_ram_readw(void *opaque, a_target_phys_addr addr)
280 280
{
281 281
    printf("qemu: hpet_read w at %" PRIx64 "\n", addr);
282 282
    return 0;
283 283
}
284 284
#endif
285 285

  
286
static uint32_t hpet_ram_readl(void *opaque, target_phys_addr_t addr)
286
static uint32_t hpet_ram_readl(void *opaque, a_target_phys_addr addr)
287 287
{
288 288
    HPETState *s = (HPETState *)opaque;
289 289
    uint64_t cur_tick, index;
......
350 350
}
351 351

  
352 352
#ifdef HPET_DEBUG
353
static void hpet_ram_writeb(void *opaque, target_phys_addr_t addr,
353
static void hpet_ram_writeb(void *opaque, a_target_phys_addr addr,
354 354
                            uint32_t value)
355 355
{
356 356
    printf("qemu: invalid hpet_write b at %" PRIx64 " = %#x\n",
357 357
           addr, value);
358 358
}
359 359

  
360
static void hpet_ram_writew(void *opaque, target_phys_addr_t addr,
360
static void hpet_ram_writew(void *opaque, a_target_phys_addr addr,
361 361
                            uint32_t value)
362 362
{
363 363
    printf("qemu: invalid hpet_write w at %" PRIx64 " = %#x\n",
......
365 365
}
366 366
#endif
367 367

  
368
static void hpet_ram_writel(void *opaque, target_phys_addr_t addr,
368
static void hpet_ram_writel(void *opaque, a_target_phys_addr addr,
369 369
                            uint32_t value)
370 370
{
371 371
    int i;

Also available in: Unified diff