Revision 99a0949b hw/slavio_misc.c

b/hw/slavio_misc.c
109 109
    slavio_misc_update_irq(s);
110 110
}
111 111

  
112
static void slavio_cfg_mem_writeb(void *opaque, target_phys_addr_t addr,
112
static void slavio_cfg_mem_writeb(void *opaque, a_target_phys_addr addr,
113 113
                                  uint32_t val)
114 114
{
115 115
    MiscState *s = opaque;
......
119 119
    slavio_misc_update_irq(s);
120 120
}
121 121

  
122
static uint32_t slavio_cfg_mem_readb(void *opaque, target_phys_addr_t addr)
122
static uint32_t slavio_cfg_mem_readb(void *opaque, a_target_phys_addr addr)
123 123
{
124 124
    MiscState *s = opaque;
125 125
    uint32_t ret = 0;
......
141 141
    NULL,
142 142
};
143 143

  
144
static void slavio_diag_mem_writeb(void *opaque, target_phys_addr_t addr,
144
static void slavio_diag_mem_writeb(void *opaque, a_target_phys_addr addr,
145 145
                                   uint32_t val)
146 146
{
147 147
    MiscState *s = opaque;
......
150 150
    s->diag = val & 0xff;
151 151
}
152 152

  
153
static uint32_t slavio_diag_mem_readb(void *opaque, target_phys_addr_t addr)
153
static uint32_t slavio_diag_mem_readb(void *opaque, a_target_phys_addr addr)
154 154
{
155 155
    MiscState *s = opaque;
156 156
    uint32_t ret = 0;
......
172 172
    NULL,
173 173
};
174 174

  
175
static void slavio_mdm_mem_writeb(void *opaque, target_phys_addr_t addr,
175
static void slavio_mdm_mem_writeb(void *opaque, a_target_phys_addr addr,
176 176
                                  uint32_t val)
177 177
{
178 178
    MiscState *s = opaque;
......
181 181
    s->mctrl = val & 0xff;
182 182
}
183 183

  
184
static uint32_t slavio_mdm_mem_readb(void *opaque, target_phys_addr_t addr)
184
static uint32_t slavio_mdm_mem_readb(void *opaque, a_target_phys_addr addr)
185 185
{
186 186
    MiscState *s = opaque;
187 187
    uint32_t ret = 0;
......
203 203
    NULL,
204 204
};
205 205

  
206
static void slavio_aux1_mem_writeb(void *opaque, target_phys_addr_t addr,
206
static void slavio_aux1_mem_writeb(void *opaque, a_target_phys_addr addr,
207 207
                                   uint32_t val)
208 208
{
209 209
    MiscState *s = opaque;
......
220 220
    s->aux1 = val & 0xff;
221 221
}
222 222

  
223
static uint32_t slavio_aux1_mem_readb(void *opaque, target_phys_addr_t addr)
223
static uint32_t slavio_aux1_mem_readb(void *opaque, a_target_phys_addr addr)
224 224
{
225 225
    MiscState *s = opaque;
226 226
    uint32_t ret = 0;
......
243 243
    NULL,
244 244
};
245 245

  
246
static void slavio_aux2_mem_writeb(void *opaque, target_phys_addr_t addr,
246
static void slavio_aux2_mem_writeb(void *opaque, a_target_phys_addr addr,
247 247
                                   uint32_t val)
248 248
{
249 249
    MiscState *s = opaque;
......
259 259
    slavio_misc_update_irq(s);
260 260
}
261 261

  
262
static uint32_t slavio_aux2_mem_readb(void *opaque, target_phys_addr_t addr)
262
static uint32_t slavio_aux2_mem_readb(void *opaque, a_target_phys_addr addr)
263 263
{
264 264
    MiscState *s = opaque;
265 265
    uint32_t ret = 0;
......
282 282
    NULL,
283 283
};
284 284

  
285
static void apc_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)
285
static void apc_mem_writeb(void *opaque, a_target_phys_addr addr, uint32_t val)
286 286
{
287 287
    APCState *s = opaque;
288 288

  
......
290 290
    qemu_irq_raise(s->cpu_halt);
291 291
}
292 292

  
293
static uint32_t apc_mem_readb(void *opaque, target_phys_addr_t addr)
293
static uint32_t apc_mem_readb(void *opaque, a_target_phys_addr addr)
294 294
{
295 295
    uint32_t ret = 0;
296 296

  
......
310 310
    NULL,
311 311
};
312 312

  
313
static uint32_t slavio_sysctrl_mem_readl(void *opaque, target_phys_addr_t addr)
313
static uint32_t slavio_sysctrl_mem_readl(void *opaque, a_target_phys_addr addr)
314 314
{
315 315
    MiscState *s = opaque;
316 316
    uint32_t ret = 0;
......
326 326
    return ret;
327 327
}
328 328

  
329
static void slavio_sysctrl_mem_writel(void *opaque, target_phys_addr_t addr,
329
static void slavio_sysctrl_mem_writel(void *opaque, a_target_phys_addr addr,
330 330
                                      uint32_t val)
331 331
{
332 332
    MiscState *s = opaque;
......
356 356
    slavio_sysctrl_mem_writel,
357 357
};
358 358

  
359
static uint32_t slavio_led_mem_readw(void *opaque, target_phys_addr_t addr)
359
static uint32_t slavio_led_mem_readw(void *opaque, a_target_phys_addr addr)
360 360
{
361 361
    MiscState *s = opaque;
362 362
    uint32_t ret = 0;
......
372 372
    return ret;
373 373
}
374 374

  
375
static void slavio_led_mem_writew(void *opaque, target_phys_addr_t addr,
375
static void slavio_led_mem_writew(void *opaque, a_target_phys_addr addr,
376 376
                                  uint32_t val)
377 377
{
378 378
    MiscState *s = opaque;

Also available in: Unified diff