Revision 9a78eead target-mips/translate.c
b/target-mips/translate.c | ||
---|---|---|
12450 | 12450 |
gen_intermediate_code_internal(env, tb, 1); |
12451 | 12451 |
} |
12452 | 12452 |
|
12453 |
static void fpu_dump_state(CPUState *env, FILE *f, |
|
12454 |
int (*fpu_fprintf)(FILE *f, const char *fmt, ...), |
|
12453 |
static void fpu_dump_state(CPUState *env, FILE *f, fprintf_function fpu_fprintf, |
|
12455 | 12454 |
int flags) |
12456 | 12455 |
{ |
12457 | 12456 |
int i; |
... | ... | |
12480 | 12479 |
} while(0) |
12481 | 12480 |
|
12482 | 12481 |
|
12483 |
fpu_fprintf(f, "CP1 FCR0 0x%08x FCR31 0x%08x SR.FR %d fp_status 0x%08x(0x%02x)\n",
|
|
12484 |
env->active_fpu.fcr0, env->active_fpu.fcr31, is_fpu64, env->active_fpu.fp_status,
|
|
12482 |
fpu_fprintf(f, "CP1 FCR0 0x%08x FCR31 0x%08x SR.FR %d fp_status 0x%02x\n",
|
|
12483 |
env->active_fpu.fcr0, env->active_fpu.fcr31, is_fpu64, |
|
12485 | 12484 |
get_float_exception_flags(&env->active_fpu.fp_status)); |
12486 | 12485 |
for (i = 0; i < 32; (is_fpu64) ? i++ : (i += 2)) { |
12487 | 12486 |
fpu_fprintf(f, "%3s: ", fregnames[i]); |
... | ... | |
12499 | 12498 |
|
12500 | 12499 |
static void |
12501 | 12500 |
cpu_mips_check_sign_extensions (CPUState *env, FILE *f, |
12502 |
int (*cpu_fprintf)(FILE *f, const char *fmt, ...),
|
|
12501 |
fprintf_function cpu_fprintf,
|
|
12503 | 12502 |
int flags) |
12504 | 12503 |
{ |
12505 | 12504 |
int i; |
... | ... | |
12525 | 12524 |
} |
12526 | 12525 |
#endif |
12527 | 12526 |
|
12528 |
void cpu_dump_state (CPUState *env, FILE *f, |
|
12529 |
int (*cpu_fprintf)(FILE *f, const char *fmt, ...), |
|
12527 |
void cpu_dump_state (CPUState *env, FILE *f, fprintf_function cpu_fprintf, |
|
12530 | 12528 |
int flags) |
12531 | 12529 |
{ |
12532 | 12530 |
int i; |
Also available in: Unified diff