Statistics
| Branch: | Revision:

root / hw / pci.h @ 9bb33586

History | View | Annotate | Download (13.1 kB)

1
#ifndef QEMU_PCI_H
2
#define QEMU_PCI_H
3

    
4
#include "qemu-common.h"
5
#include "qobject.h"
6

    
7
#include "qdev.h"
8

    
9
/* PCI includes legacy ISA access.  */
10
#include "isa.h"
11

    
12
#include "pcie.h"
13

    
14
/* PCI bus */
15

    
16
#define PCI_DEVFN(slot, func)   ((((slot) & 0x1f) << 3) | ((func) & 0x07))
17
#define PCI_SLOT(devfn)         (((devfn) >> 3) & 0x1f)
18
#define PCI_FUNC(devfn)         ((devfn) & 0x07)
19
#define PCI_FUNC_MAX            8
20

    
21
/* Class, Vendor and Device IDs from Linux's pci_ids.h */
22
#include "pci_ids.h"
23

    
24
/* QEMU-specific Vendor and Device ID definitions */
25

    
26
/* IBM (0x1014) */
27
#define PCI_DEVICE_ID_IBM_440GX          0x027f
28
#define PCI_DEVICE_ID_IBM_OPENPIC2       0xffff
29

    
30
/* Hitachi (0x1054) */
31
#define PCI_VENDOR_ID_HITACHI            0x1054
32
#define PCI_DEVICE_ID_HITACHI_SH7751R    0x350e
33

    
34
/* Apple (0x106b) */
35
#define PCI_DEVICE_ID_APPLE_343S1201     0x0010
36
#define PCI_DEVICE_ID_APPLE_UNI_N_I_PCI  0x001e
37
#define PCI_DEVICE_ID_APPLE_UNI_N_PCI    0x001f
38
#define PCI_DEVICE_ID_APPLE_UNI_N_KEYL   0x0022
39
#define PCI_DEVICE_ID_APPLE_IPID_USB     0x003f
40

    
41
/* Realtek (0x10ec) */
42
#define PCI_DEVICE_ID_REALTEK_8029       0x8029
43

    
44
/* Xilinx (0x10ee) */
45
#define PCI_DEVICE_ID_XILINX_XC2VP30     0x0300
46

    
47
/* Marvell (0x11ab) */
48
#define PCI_DEVICE_ID_MARVELL_GT6412X    0x4620
49

    
50
/* QEMU/Bochs VGA (0x1234) */
51
#define PCI_VENDOR_ID_QEMU               0x1234
52
#define PCI_DEVICE_ID_QEMU_VGA           0x1111
53

    
54
/* VMWare (0x15ad) */
55
#define PCI_VENDOR_ID_VMWARE             0x15ad
56
#define PCI_DEVICE_ID_VMWARE_SVGA2       0x0405
57
#define PCI_DEVICE_ID_VMWARE_SVGA        0x0710
58
#define PCI_DEVICE_ID_VMWARE_NET         0x0720
59
#define PCI_DEVICE_ID_VMWARE_SCSI        0x0730
60
#define PCI_DEVICE_ID_VMWARE_IDE         0x1729
61

    
62
/* Intel (0x8086) */
63
#define PCI_DEVICE_ID_INTEL_82551IT      0x1209
64
#define PCI_DEVICE_ID_INTEL_82557        0x1229
65

    
66
/* Red Hat / Qumranet (for QEMU) -- see pci-ids.txt */
67
#define PCI_VENDOR_ID_REDHAT_QUMRANET    0x1af4
68
#define PCI_SUBVENDOR_ID_REDHAT_QUMRANET 0x1af4
69
#define PCI_SUBDEVICE_ID_QEMU            0x1100
70

    
71
#define PCI_DEVICE_ID_VIRTIO_NET         0x1000
72
#define PCI_DEVICE_ID_VIRTIO_BLOCK       0x1001
73
#define PCI_DEVICE_ID_VIRTIO_BALLOON     0x1002
74
#define PCI_DEVICE_ID_VIRTIO_CONSOLE     0x1003
75

    
76
#define FMT_PCIBUS                      PRIx64
77

    
78
typedef void PCIConfigWriteFunc(PCIDevice *pci_dev,
79
                                uint32_t address, uint32_t data, int len);
80
typedef uint32_t PCIConfigReadFunc(PCIDevice *pci_dev,
81
                                   uint32_t address, int len);
82
typedef void PCIMapIORegionFunc(PCIDevice *pci_dev, int region_num,
83
                                pcibus_t addr, pcibus_t size, int type);
84
typedef int PCIUnregisterFunc(PCIDevice *pci_dev);
85

    
86
typedef struct PCIIORegion {
87
    pcibus_t addr; /* current PCI mapping address. -1 means not mapped */
88
#define PCI_BAR_UNMAPPED (~(pcibus_t)0)
89
    pcibus_t size;
90
    pcibus_t filtered_size;
91
    uint8_t type;
92
    PCIMapIORegionFunc *map_func;
93
} PCIIORegion;
94

    
95
#define PCI_ROM_SLOT 6
96
#define PCI_NUM_REGIONS 7
97

    
98
#include "pci_regs.h"
99

    
100
/* PCI HEADER_TYPE */
101
#define  PCI_HEADER_TYPE_MULTI_FUNCTION 0x80
102

    
103
/* Size of the standard PCI config header */
104
#define PCI_CONFIG_HEADER_SIZE 0x40
105
/* Size of the standard PCI config space */
106
#define PCI_CONFIG_SPACE_SIZE 0x100
107
/* Size of the standart PCIe config space: 4KB */
108
#define PCIE_CONFIG_SPACE_SIZE  0x1000
109

    
110
#define PCI_NUM_PINS 4 /* A-D */
111

    
112
/* Bits in cap_present field. */
113
enum {
114
    QEMU_PCI_CAP_MSI = 0x1,
115
    QEMU_PCI_CAP_MSIX = 0x2,
116
    QEMU_PCI_CAP_EXPRESS = 0x4,
117

    
118
    /* multifunction capable device */
119
#define QEMU_PCI_CAP_MULTIFUNCTION_BITNR        3
120
    QEMU_PCI_CAP_MULTIFUNCTION = (1 << QEMU_PCI_CAP_MULTIFUNCTION_BITNR),
121
};
122

    
123
struct PCIDevice {
124
    DeviceState qdev;
125
    /* PCI config space */
126
    uint8_t *config;
127

    
128
    /* Used to enable config checks on load. Note that writeable bits are
129
     * never checked even if set in cmask. */
130
    uint8_t *cmask;
131

    
132
    /* Used to implement R/W bytes */
133
    uint8_t *wmask;
134

    
135
    /* Used to implement RW1C(Write 1 to Clear) bytes */
136
    uint8_t *w1cmask;
137

    
138
    /* Used to allocate config space for capabilities. */
139
    uint8_t *used;
140

    
141
    /* the following fields are read only */
142
    PCIBus *bus;
143
    uint32_t devfn;
144
    char name[64];
145
    PCIIORegion io_regions[PCI_NUM_REGIONS];
146

    
147
    /* do not access the following fields */
148
    PCIConfigReadFunc *config_read;
149
    PCIConfigWriteFunc *config_write;
150

    
151
    /* IRQ objects for the INTA-INTD pins.  */
152
    qemu_irq *irq;
153

    
154
    /* Current IRQ levels.  Used internally by the generic PCI code.  */
155
    uint8_t irq_state;
156

    
157
    /* Capability bits */
158
    uint32_t cap_present;
159

    
160
    /* Offset of MSI-X capability in config space */
161
    uint8_t msix_cap;
162

    
163
    /* MSI-X entries */
164
    int msix_entries_nr;
165

    
166
    /* Space to store MSIX table */
167
    uint8_t *msix_table_page;
168
    /* MMIO index used to map MSIX table and pending bit entries. */
169
    int msix_mmio_index;
170
    /* Reference-count for entries actually in use by driver. */
171
    unsigned *msix_entry_used;
172
    /* Region including the MSI-X table */
173
    uint32_t msix_bar_size;
174
    /* Version id needed for VMState */
175
    int32_t version_id;
176

    
177
    /* Offset of MSI capability in config space */
178
    uint8_t msi_cap;
179

    
180
    /* PCI Express */
181
    PCIExpressDevice exp;
182

    
183
    /* Location of option rom */
184
    char *romfile;
185
    ram_addr_t rom_offset;
186
    uint32_t rom_bar;
187
};
188

    
189
PCIDevice *pci_register_device(PCIBus *bus, const char *name,
190
                               int instance_size, int devfn,
191
                               PCIConfigReadFunc *config_read,
192
                               PCIConfigWriteFunc *config_write);
193

    
194
void pci_register_bar(PCIDevice *pci_dev, int region_num,
195
                            pcibus_t size, uint8_t type,
196
                            PCIMapIORegionFunc *map_func);
197

    
198
int pci_add_capability(PCIDevice *pdev, uint8_t cap_id,
199
                       uint8_t offset, uint8_t size);
200

    
201
void pci_del_capability(PCIDevice *pci_dev, uint8_t cap_id, uint8_t cap_size);
202

    
203
void pci_reserve_capability(PCIDevice *pci_dev, uint8_t offset, uint8_t size);
204

    
205
uint8_t pci_find_capability(PCIDevice *pci_dev, uint8_t cap_id);
206

    
207

    
208
uint32_t pci_default_read_config(PCIDevice *d,
209
                                 uint32_t address, int len);
210
void pci_default_write_config(PCIDevice *d,
211
                              uint32_t address, uint32_t val, int len);
212
void pci_device_save(PCIDevice *s, QEMUFile *f);
213
int pci_device_load(PCIDevice *s, QEMUFile *f);
214

    
215
typedef void (*pci_set_irq_fn)(void *opaque, int irq_num, int level);
216
typedef int (*pci_map_irq_fn)(PCIDevice *pci_dev, int irq_num);
217

    
218
typedef enum {
219
    PCI_HOTPLUG_DISABLED,
220
    PCI_HOTPLUG_ENABLED,
221
    PCI_COLDPLUG_ENABLED,
222
} PCIHotplugState;
223

    
224
typedef int (*pci_hotplug_fn)(DeviceState *qdev, PCIDevice *pci_dev,
225
                              PCIHotplugState state);
226
void pci_bus_new_inplace(PCIBus *bus, DeviceState *parent,
227
                         const char *name, int devfn_min);
228
PCIBus *pci_bus_new(DeviceState *parent, const char *name, int devfn_min);
229
void pci_bus_irqs(PCIBus *bus, pci_set_irq_fn set_irq, pci_map_irq_fn map_irq,
230
                  void *irq_opaque, int nirq);
231
void pci_bus_hotplug(PCIBus *bus, pci_hotplug_fn hotplug, DeviceState *dev);
232
PCIBus *pci_register_bus(DeviceState *parent, const char *name,
233
                         pci_set_irq_fn set_irq, pci_map_irq_fn map_irq,
234
                         void *irq_opaque, int devfn_min, int nirq);
235
void pci_bus_reset(PCIBus *bus);
236

    
237
void pci_bus_set_mem_base(PCIBus *bus, target_phys_addr_t base);
238

    
239
PCIDevice *pci_nic_init(NICInfo *nd, const char *default_model,
240
                        const char *default_devaddr);
241
PCIDevice *pci_nic_init_nofail(NICInfo *nd, const char *default_model,
242
                               const char *default_devaddr);
243
int pci_bus_num(PCIBus *s);
244
void pci_for_each_device(PCIBus *bus, int bus_num, void (*fn)(PCIBus *bus, PCIDevice *d));
245
PCIBus *pci_find_root_bus(int domain);
246
int pci_find_domain(const PCIBus *bus);
247
PCIBus *pci_find_bus(PCIBus *bus, int bus_num);
248
PCIDevice *pci_find_device(PCIBus *bus, int bus_num, int slot, int function);
249
PCIBus *pci_get_bus_devfn(int *devfnp, const char *devaddr);
250

    
251
int pci_parse_devaddr(const char *addr, int *domp, int *busp,
252
                      unsigned int *slotp, unsigned int *funcp);
253
int pci_read_devaddr(Monitor *mon, const char *addr, int *domp, int *busp,
254
                     unsigned *slotp);
255

    
256
void do_pci_info_print(Monitor *mon, const QObject *data);
257
void do_pci_info(Monitor *mon, QObject **ret_data);
258
void pci_bridge_update_mappings(PCIBus *b);
259

    
260
bool pci_msi_enabled(PCIDevice *dev);
261
void pci_msi_notify(PCIDevice *dev, unsigned int vector);
262

    
263
static inline void
264
pci_set_byte(uint8_t *config, uint8_t val)
265
{
266
    *config = val;
267
}
268

    
269
static inline uint8_t
270
pci_get_byte(const uint8_t *config)
271
{
272
    return *config;
273
}
274

    
275
static inline void
276
pci_set_word(uint8_t *config, uint16_t val)
277
{
278
    cpu_to_le16wu((uint16_t *)config, val);
279
}
280

    
281
static inline uint16_t
282
pci_get_word(const uint8_t *config)
283
{
284
    return le16_to_cpupu((const uint16_t *)config);
285
}
286

    
287
static inline void
288
pci_set_long(uint8_t *config, uint32_t val)
289
{
290
    cpu_to_le32wu((uint32_t *)config, val);
291
}
292

    
293
static inline uint32_t
294
pci_get_long(const uint8_t *config)
295
{
296
    return le32_to_cpupu((const uint32_t *)config);
297
}
298

    
299
static inline void
300
pci_set_quad(uint8_t *config, uint64_t val)
301
{
302
    cpu_to_le64w((uint64_t *)config, val);
303
}
304

    
305
static inline uint64_t
306
pci_get_quad(const uint8_t *config)
307
{
308
    return le64_to_cpup((const uint64_t *)config);
309
}
310

    
311
static inline void
312
pci_config_set_vendor_id(uint8_t *pci_config, uint16_t val)
313
{
314
    pci_set_word(&pci_config[PCI_VENDOR_ID], val);
315
}
316

    
317
static inline void
318
pci_config_set_device_id(uint8_t *pci_config, uint16_t val)
319
{
320
    pci_set_word(&pci_config[PCI_DEVICE_ID], val);
321
}
322

    
323
static inline void
324
pci_config_set_revision(uint8_t *pci_config, uint8_t val)
325
{
326
    pci_set_byte(&pci_config[PCI_REVISION_ID], val);
327
}
328

    
329
static inline void
330
pci_config_set_class(uint8_t *pci_config, uint16_t val)
331
{
332
    pci_set_word(&pci_config[PCI_CLASS_DEVICE], val);
333
}
334

    
335
static inline void
336
pci_config_set_prog_interface(uint8_t *pci_config, uint8_t val)
337
{
338
    pci_set_byte(&pci_config[PCI_CLASS_PROG], val);
339
}
340

    
341
static inline void
342
pci_config_set_interrupt_pin(uint8_t *pci_config, uint8_t val)
343
{
344
    pci_set_byte(&pci_config[PCI_INTERRUPT_PIN], val);
345
}
346

    
347
/*
348
 * helper functions to do bit mask operation on configuration space.
349
 * Just to set bit, use test-and-set and discard returned value.
350
 * Just to clear bit, use test-and-clear and discard returned value.
351
 * NOTE: They aren't atomic.
352
 */
353
static inline uint8_t
354
pci_byte_test_and_clear_mask(uint8_t *config, uint8_t mask)
355
{
356
    uint8_t val = pci_get_byte(config);
357
    pci_set_byte(config, val & ~mask);
358
    return val & mask;
359
}
360

    
361
static inline uint8_t
362
pci_byte_test_and_set_mask(uint8_t *config, uint8_t mask)
363
{
364
    uint8_t val = pci_get_byte(config);
365
    pci_set_byte(config, val | mask);
366
    return val & mask;
367
}
368

    
369
static inline uint16_t
370
pci_word_test_and_clear_mask(uint8_t *config, uint16_t mask)
371
{
372
    uint16_t val = pci_get_word(config);
373
    pci_set_word(config, val & ~mask);
374
    return val & mask;
375
}
376

    
377
static inline uint16_t
378
pci_word_test_and_set_mask(uint8_t *config, uint16_t mask)
379
{
380
    uint16_t val = pci_get_word(config);
381
    pci_set_word(config, val | mask);
382
    return val & mask;
383
}
384

    
385
static inline uint32_t
386
pci_long_test_and_clear_mask(uint8_t *config, uint32_t mask)
387
{
388
    uint32_t val = pci_get_long(config);
389
    pci_set_long(config, val & ~mask);
390
    return val & mask;
391
}
392

    
393
static inline uint32_t
394
pci_long_test_and_set_mask(uint8_t *config, uint32_t mask)
395
{
396
    uint32_t val = pci_get_long(config);
397
    pci_set_long(config, val | mask);
398
    return val & mask;
399
}
400

    
401
static inline uint64_t
402
pci_quad_test_and_clear_mask(uint8_t *config, uint64_t mask)
403
{
404
    uint64_t val = pci_get_quad(config);
405
    pci_set_quad(config, val & ~mask);
406
    return val & mask;
407
}
408

    
409
static inline uint64_t
410
pci_quad_test_and_set_mask(uint8_t *config, uint64_t mask)
411
{
412
    uint64_t val = pci_get_quad(config);
413
    pci_set_quad(config, val | mask);
414
    return val & mask;
415
}
416

    
417
typedef int (*pci_qdev_initfn)(PCIDevice *dev);
418
typedef struct {
419
    DeviceInfo qdev;
420
    pci_qdev_initfn init;
421
    PCIUnregisterFunc *exit;
422
    PCIConfigReadFunc *config_read;
423
    PCIConfigWriteFunc *config_write;
424

    
425
    /*
426
     * pci-to-pci bridge or normal device.
427
     * This doesn't mean pci host switch.
428
     * When card bus bridge is supported, this would be enhanced.
429
     */
430
    int is_bridge;
431

    
432
    /* pcie stuff */
433
    int is_express;   /* is this device pci express? */
434

    
435
    /* rom bar */
436
    const char *romfile;
437
} PCIDeviceInfo;
438

    
439
void pci_qdev_register(PCIDeviceInfo *info);
440
void pci_qdev_register_many(PCIDeviceInfo *info);
441

    
442
PCIDevice *pci_create_multifunction(PCIBus *bus, int devfn, bool multifunction,
443
                                    const char *name);
444
PCIDevice *pci_create_simple_multifunction(PCIBus *bus, int devfn,
445
                                           bool multifunction,
446
                                           const char *name);
447
PCIDevice *pci_create(PCIBus *bus, int devfn, const char *name);
448
PCIDevice *pci_create_simple(PCIBus *bus, int devfn, const char *name);
449

    
450
static inline int pci_is_express(const PCIDevice *d)
451
{
452
    return d->cap_present & QEMU_PCI_CAP_EXPRESS;
453
}
454

    
455
static inline uint32_t pci_config_size(const PCIDevice *d)
456
{
457
    return pci_is_express(d) ? PCIE_CONFIG_SPACE_SIZE : PCI_CONFIG_SPACE_SIZE;
458
}
459

    
460
#endif