Revision a586e548 target-ppc/cpu.h

b/target-ppc/cpu.h
453 453 
#endif
454 454 
#endif
455 455 

  		





  
  456
  
    
/* Exception state register bits definition                                  */


  		





  
  457
  
    
#define ESR_ST    23    /* Exception was caused by a store type access.      */


  		





  
  458
  
    

  		





  456
  459
  
    
enum {


  		





  457
  460
  
    
    POWERPC_FLAG_NONE     = 0x00000000,


  		





  458
  461
  
    
    /* Flag for MSR bit 25 signification (VRE/SPE)                           */


  		












Also available in:
  Unified diff