Revision a8170e5e hw/imx_serial.c
| b/hw/imx_serial.c | ||
|---|---|---|
| 183 | 183 |
|
| 184 | 184 |
} |
| 185 | 185 |
|
| 186 |
static uint64_t imx_serial_read(void *opaque, target_phys_addr_t offset,
|
|
| 186 |
static uint64_t imx_serial_read(void *opaque, hwaddr offset,
|
|
| 187 | 187 |
unsigned size) |
| 188 | 188 |
{
|
| 189 | 189 |
IMXSerialState *s = (IMXSerialState *)opaque; |
| ... | ... | |
| 244 | 244 |
} |
| 245 | 245 |
} |
| 246 | 246 |
|
| 247 |
static void imx_serial_write(void *opaque, target_phys_addr_t offset,
|
|
| 247 |
static void imx_serial_write(void *opaque, hwaddr offset,
|
|
| 248 | 248 |
uint64_t value, unsigned size) |
| 249 | 249 |
{
|
| 250 | 250 |
IMXSerialState *s = (IMXSerialState *)opaque; |
| ... | ... | |
| 401 | 401 |
return 0; |
| 402 | 402 |
} |
| 403 | 403 |
|
| 404 |
void imx_serial_create(int uart, const target_phys_addr_t addr, qemu_irq irq)
|
|
| 404 |
void imx_serial_create(int uart, const hwaddr addr, qemu_irq irq)
|
|
| 405 | 405 |
{
|
| 406 | 406 |
DeviceState *dev; |
| 407 | 407 |
SysBusDevice *bus; |
| ... | ... | |
| 427 | 427 |
qdev_prop_set_chr(dev, "chardev", chr); |
| 428 | 428 |
bus = sysbus_from_qdev(dev); |
| 429 | 429 |
qdev_init_nofail(dev); |
| 430 |
if (addr != (target_phys_addr_t)-1) {
|
|
| 430 |
if (addr != (hwaddr)-1) {
|
|
| 431 | 431 |
sysbus_mmio_map(bus, 0, addr); |
| 432 | 432 |
} |
| 433 | 433 |
sysbus_connect_irq(bus, 0, irq); |
Also available in: Unified diff