Revision a8170e5e hw/pxa2xx_mmci.c
b/hw/pxa2xx_mmci.c | ||
---|---|---|
215 | 215 |
pxa2xx_mmci_fifo_update(s); |
216 | 216 |
} |
217 | 217 |
|
218 |
static uint32_t pxa2xx_mmci_read(void *opaque, target_phys_addr_t offset)
|
|
218 |
static uint32_t pxa2xx_mmci_read(void *opaque, hwaddr offset)
|
|
219 | 219 |
{ |
220 | 220 |
PXA2xxMMCIState *s = (PXA2xxMMCIState *) opaque; |
221 | 221 |
uint32_t ret; |
... | ... | |
277 | 277 |
} |
278 | 278 |
|
279 | 279 |
static void pxa2xx_mmci_write(void *opaque, |
280 |
target_phys_addr_t offset, uint32_t value)
|
|
280 |
hwaddr offset, uint32_t value)
|
|
281 | 281 |
{ |
282 | 282 |
PXA2xxMMCIState *s = (PXA2xxMMCIState *) opaque; |
283 | 283 |
|
... | ... | |
386 | 386 |
} |
387 | 387 |
} |
388 | 388 |
|
389 |
static uint32_t pxa2xx_mmci_readb(void *opaque, target_phys_addr_t offset)
|
|
389 |
static uint32_t pxa2xx_mmci_readb(void *opaque, hwaddr offset)
|
|
390 | 390 |
{ |
391 | 391 |
PXA2xxMMCIState *s = (PXA2xxMMCIState *) opaque; |
392 | 392 |
s->ac_width = 1; |
393 | 393 |
return pxa2xx_mmci_read(opaque, offset); |
394 | 394 |
} |
395 | 395 |
|
396 |
static uint32_t pxa2xx_mmci_readh(void *opaque, target_phys_addr_t offset)
|
|
396 |
static uint32_t pxa2xx_mmci_readh(void *opaque, hwaddr offset)
|
|
397 | 397 |
{ |
398 | 398 |
PXA2xxMMCIState *s = (PXA2xxMMCIState *) opaque; |
399 | 399 |
s->ac_width = 2; |
400 | 400 |
return pxa2xx_mmci_read(opaque, offset); |
401 | 401 |
} |
402 | 402 |
|
403 |
static uint32_t pxa2xx_mmci_readw(void *opaque, target_phys_addr_t offset)
|
|
403 |
static uint32_t pxa2xx_mmci_readw(void *opaque, hwaddr offset)
|
|
404 | 404 |
{ |
405 | 405 |
PXA2xxMMCIState *s = (PXA2xxMMCIState *) opaque; |
406 | 406 |
s->ac_width = 4; |
... | ... | |
408 | 408 |
} |
409 | 409 |
|
410 | 410 |
static void pxa2xx_mmci_writeb(void *opaque, |
411 |
target_phys_addr_t offset, uint32_t value)
|
|
411 |
hwaddr offset, uint32_t value)
|
|
412 | 412 |
{ |
413 | 413 |
PXA2xxMMCIState *s = (PXA2xxMMCIState *) opaque; |
414 | 414 |
s->ac_width = 1; |
... | ... | |
416 | 416 |
} |
417 | 417 |
|
418 | 418 |
static void pxa2xx_mmci_writeh(void *opaque, |
419 |
target_phys_addr_t offset, uint32_t value)
|
|
419 |
hwaddr offset, uint32_t value)
|
|
420 | 420 |
{ |
421 | 421 |
PXA2xxMMCIState *s = (PXA2xxMMCIState *) opaque; |
422 | 422 |
s->ac_width = 2; |
... | ... | |
424 | 424 |
} |
425 | 425 |
|
426 | 426 |
static void pxa2xx_mmci_writew(void *opaque, |
427 |
target_phys_addr_t offset, uint32_t value)
|
|
427 |
hwaddr offset, uint32_t value)
|
|
428 | 428 |
{ |
429 | 429 |
PXA2xxMMCIState *s = (PXA2xxMMCIState *) opaque; |
430 | 430 |
s->ac_width = 4; |
... | ... | |
522 | 522 |
} |
523 | 523 |
|
524 | 524 |
PXA2xxMMCIState *pxa2xx_mmci_init(MemoryRegion *sysmem, |
525 |
target_phys_addr_t base,
|
|
525 |
hwaddr base,
|
|
526 | 526 |
BlockDriverState *bd, qemu_irq irq, |
527 | 527 |
qemu_irq rx_dma, qemu_irq tx_dma) |
528 | 528 |
{ |
Also available in: Unified diff