Revision a8170e5e hw/sh_timer.c
b/hw/sh_timer.c | ||
---|---|---|
59 | 59 |
s->int_level = new_level; |
60 | 60 |
} |
61 | 61 |
|
62 |
static uint32_t sh_timer_read(void *opaque, target_phys_addr_t offset)
|
|
62 |
static uint32_t sh_timer_read(void *opaque, hwaddr offset)
|
|
63 | 63 |
{ |
64 | 64 |
sh_timer_state *s = (sh_timer_state *)opaque; |
65 | 65 |
|
... | ... | |
79 | 79 |
} |
80 | 80 |
} |
81 | 81 |
|
82 |
static void sh_timer_write(void *opaque, target_phys_addr_t offset,
|
|
82 |
static void sh_timer_write(void *opaque, hwaddr offset,
|
|
83 | 83 |
uint32_t value) |
84 | 84 |
{ |
85 | 85 |
sh_timer_state *s = (sh_timer_state *)opaque; |
... | ... | |
222 | 222 |
int feat; |
223 | 223 |
} tmu012_state; |
224 | 224 |
|
225 |
static uint64_t tmu012_read(void *opaque, target_phys_addr_t offset,
|
|
225 |
static uint64_t tmu012_read(void *opaque, hwaddr offset,
|
|
226 | 226 |
unsigned size) |
227 | 227 |
{ |
228 | 228 |
tmu012_state *s = (tmu012_state *)opaque; |
... | ... | |
253 | 253 |
return 0; |
254 | 254 |
} |
255 | 255 |
|
256 |
static void tmu012_write(void *opaque, target_phys_addr_t offset,
|
|
256 |
static void tmu012_write(void *opaque, hwaddr offset,
|
|
257 | 257 |
uint64_t value, unsigned size) |
258 | 258 |
{ |
259 | 259 |
tmu012_state *s = (tmu012_state *)opaque; |
... | ... | |
303 | 303 |
.endianness = DEVICE_NATIVE_ENDIAN, |
304 | 304 |
}; |
305 | 305 |
|
306 |
void tmu012_init(MemoryRegion *sysmem, target_phys_addr_t base,
|
|
306 |
void tmu012_init(MemoryRegion *sysmem, hwaddr base,
|
|
307 | 307 |
int feat, uint32_t freq, |
308 | 308 |
qemu_irq ch0_irq, qemu_irq ch1_irq, |
309 | 309 |
qemu_irq ch2_irq0, qemu_irq ch2_irq1) |
Also available in: Unified diff