root / hw / spapr_pci.h @ a8170e5e
History | View | Annotate | Download (2.5 kB)
1 |
/*
|
---|---|
2 |
* QEMU SPAPR PCI BUS definitions
|
3 |
*
|
4 |
* Copyright (c) 2011 Alexey Kardashevskiy <aik@au1.ibm.com>
|
5 |
*
|
6 |
* This library is free software; you can redistribute it and/or
|
7 |
* modify it under the terms of the GNU Lesser General Public
|
8 |
* License as published by the Free Software Foundation; either
|
9 |
* version 2 of the License, or (at your option) any later version.
|
10 |
*
|
11 |
* This library is distributed in the hope that it will be useful,
|
12 |
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 |
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 |
* Lesser General Public License for more details.
|
15 |
*
|
16 |
* You should have received a copy of the GNU Lesser General Public
|
17 |
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
18 |
*/
|
19 |
#if !defined(__HW_SPAPR_H__)
|
20 |
#error Please include spapr.h before this file!
|
21 |
#endif
|
22 |
|
23 |
#if !defined(__HW_SPAPR_PCI_H__)
|
24 |
#define __HW_SPAPR_PCI_H__
|
25 |
|
26 |
#include "hw/pci.h" |
27 |
#include "hw/pci_host.h" |
28 |
#include "hw/xics.h" |
29 |
|
30 |
#define SPAPR_MSIX_MAX_DEVS 32 |
31 |
|
32 |
#define TYPE_SPAPR_PCI_HOST_BRIDGE "spapr-pci-host-bridge" |
33 |
|
34 |
#define SPAPR_PCI_HOST_BRIDGE(obj) \
|
35 |
OBJECT_CHECK(sPAPRPHBState, (obj), TYPE_SPAPR_PCI_HOST_BRIDGE) |
36 |
|
37 |
typedef struct sPAPRPHBState { |
38 |
PCIHostState parent_obj; |
39 |
|
40 |
uint64_t buid; |
41 |
char *busname;
|
42 |
char *dtbusname;
|
43 |
|
44 |
MemoryRegion memspace, iospace; |
45 |
hwaddr mem_win_addr, mem_win_size, io_win_addr, io_win_size; |
46 |
hwaddr msi_win_addr; |
47 |
MemoryRegion memwindow, iowindow, msiwindow; |
48 |
|
49 |
uint32_t dma_liobn; |
50 |
uint64_t dma_window_start; |
51 |
uint64_t dma_window_size; |
52 |
DMAContext *dma; |
53 |
|
54 |
struct {
|
55 |
uint32_t irq; |
56 |
} lsi_table[PCI_NUM_PINS]; |
57 |
|
58 |
struct {
|
59 |
uint32_t config_addr; |
60 |
uint32_t irq; |
61 |
int nvec;
|
62 |
} msi_table[SPAPR_MSIX_MAX_DEVS]; |
63 |
|
64 |
QLIST_ENTRY(sPAPRPHBState) list; |
65 |
} sPAPRPHBState; |
66 |
|
67 |
static inline qemu_irq spapr_phb_lsi_qirq(struct sPAPRPHBState *phb, int pin) |
68 |
{ |
69 |
return xics_get_qirq(spapr->icp, phb->lsi_table[pin].irq);
|
70 |
} |
71 |
|
72 |
#define SPAPR_PCI_MEM_WIN_BUS_OFFSET 0x80000000ULL |
73 |
#define SPAPR_PCI_IO_WIN_SIZE 0x10000 |
74 |
|
75 |
void spapr_create_phb(sPAPREnvironment *spapr,
|
76 |
const char *busname, uint64_t buid, |
77 |
uint64_t mem_win_addr, uint64_t mem_win_size, |
78 |
uint64_t io_win_addr, uint64_t msi_win_addr); |
79 |
|
80 |
int spapr_populate_pci_dt(sPAPRPHBState *phb,
|
81 |
uint32_t xics_phandle, |
82 |
void *fdt);
|
83 |
|
84 |
void spapr_pci_rtas_init(void); |
85 |
|
86 |
#endif /* __HW_SPAPR_PCI_H__ */ |