Revision aa28b9bf
| b/hw/apic.c | ||
|---|---|---|
| 18 | 18 |
*/ |
| 19 | 19 |
#include "hw.h" |
| 20 | 20 |
#include "pc.h" |
| 21 |
#include "apic.h" |
|
| 21 | 22 |
#include "pci.h" |
| 22 | 23 |
#include "msix.h" |
| 23 | 24 |
#include "qemu-timer.h" |
| b/hw/apic.h | ||
|---|---|---|
| 1 |
#ifndef APIC_H |
|
| 2 |
#define APIC_H |
|
| 3 |
|
|
| 4 |
typedef struct IOAPICState IOAPICState; |
|
| 5 |
void apic_deliver_irq(uint8_t dest, uint8_t dest_mode, |
|
| 6 |
uint8_t delivery_mode, |
|
| 7 |
uint8_t vector_num, uint8_t polarity, |
|
| 8 |
uint8_t trigger_mode); |
|
| 9 |
int apic_init(CPUState *env); |
|
| 10 |
int apic_accept_pic_intr(CPUState *env); |
|
| 11 |
void apic_deliver_pic_intr(CPUState *env, int level); |
|
| 12 |
int apic_get_interrupt(CPUState *env); |
|
| 13 |
qemu_irq *ioapic_init(void); |
|
| 14 |
void ioapic_set_irq(void *opaque, int vector, int level); |
|
| 15 |
void apic_reset_irq_delivered(void); |
|
| 16 |
int apic_get_irq_delivered(void); |
|
| 17 |
|
|
| 18 |
int cpu_is_bsp(CPUState *env); |
|
| 19 |
|
|
| 20 |
#endif |
|
| b/hw/ioapic.c | ||
|---|---|---|
| 22 | 22 |
|
| 23 | 23 |
#include "hw.h" |
| 24 | 24 |
#include "pc.h" |
| 25 |
#include "apic.h" |
|
| 25 | 26 |
#include "qemu-timer.h" |
| 26 | 27 |
#include "host-utils.h" |
| 27 | 28 |
|
| b/hw/mc146818rtc.c | ||
|---|---|---|
| 25 | 25 |
#include "qemu-timer.h" |
| 26 | 26 |
#include "sysemu.h" |
| 27 | 27 |
#include "pc.h" |
| 28 |
#include "apic.h" |
|
| 28 | 29 |
#include "isa.h" |
| 29 | 30 |
#include "hpet_emul.h" |
| 30 | 31 |
|
| b/hw/pc.c | ||
|---|---|---|
| 23 | 23 |
*/ |
| 24 | 24 |
#include "hw.h" |
| 25 | 25 |
#include "pc.h" |
| 26 |
#include "apic.h" |
|
| 26 | 27 |
#include "fdc.h" |
| 27 | 28 |
#include "pci.h" |
| 28 | 29 |
#include "vmware_vga.h" |
| b/hw/pc.h | ||
|---|---|---|
| 35 | 35 |
void pic_info(Monitor *mon); |
| 36 | 36 |
void irq_info(Monitor *mon); |
| 37 | 37 |
|
| 38 |
/* APIC */ |
|
| 39 |
typedef struct IOAPICState IOAPICState; |
|
| 40 |
void apic_deliver_irq(uint8_t dest, uint8_t dest_mode, |
|
| 41 |
uint8_t delivery_mode, |
|
| 42 |
uint8_t vector_num, uint8_t polarity, |
|
| 43 |
uint8_t trigger_mode); |
|
| 44 |
int apic_init(CPUState *env); |
|
| 45 |
int apic_accept_pic_intr(CPUState *env); |
|
| 46 |
void apic_deliver_pic_intr(CPUState *env, int level); |
|
| 47 |
int apic_get_interrupt(CPUState *env); |
|
| 48 |
qemu_irq *ioapic_init(void); |
|
| 49 |
void ioapic_set_irq(void *opaque, int vector, int level); |
|
| 50 |
void apic_reset_irq_delivered(void); |
|
| 51 |
int apic_get_irq_delivered(void); |
|
| 52 |
|
|
| 53 | 38 |
/* i8254.c */ |
| 54 | 39 |
|
| 55 | 40 |
#define PIT_FREQ 1193182 |
| ... | ... | |
| 150 | 135 |
|
| 151 | 136 |
void isa_ne2000_init(int base, int irq, NICInfo *nd); |
| 152 | 137 |
|
| 153 |
int cpu_is_bsp(CPUState *env); |
|
| 154 |
|
|
| 155 | 138 |
/* e820 types */ |
| 156 | 139 |
#define E820_RAM 1 |
| 157 | 140 |
#define E820_RESERVED 2 |
Also available in: Unified diff